Bipolar Ripple Cancellation Method to Achieve Single-Stage Electrolytic-Capacitor-Less High-Power LED Driver

Yajie Qiu, Student Member, IEEE, Laili Wang, Member, IEEE, Hongliang Wang, Member, IEEE, Yan-Fei Liu, Fellow, IEEE, and Paresh C. Sen, Life Fellow, IEEE

Abstract—Conventional topologies for high-power LED drivers with high power factors (PFs) require large capacitances to limit the low frequency (100 or 120 Hz) LED current ripples. Electrolytic capacitors are commonly used because they are the only capacitors with sufficient energy density to accommodate high-power applications. However, the short life span of electrolytic capacitors significantly reduces the life span of the entire LED lighting fixture, which is undesirable. This paper proposes a bipolar (ac) ripple cancellation method with two different full-bridge power structures to cancel the low-frequency ac ripple in the LED current and minimize the output capacitance requirement, enabling the use of long-life film capacitors. Compared with the existing technologies, the proposed circuit achieves zero double-line-frequency current ripple through LED lamps and achieves a high PF and high efficiency. A 100-W (150 V/0.7 A) LED driver prototype was built which demonstrates that the proposed method can achieve the same double-line-frequency LED current ripple with only 44- μ F film capacitors, compared with the 4700- μ F electrolytic capacitors required in the conventional single-stage LED drivers. Meanwhile, the proposed prototype has achieved a peak power efficiency of 92.5%, benefiting from active clamp technology.

Index Terms—AC supplied LED drivers, full-bridge inverter, high-power LED drivers, single-stage power factor correction (PFC), zero 120-Hz ripple current.

I. INTRODUCTION

Will become dominant in the high-power LED light will become dominant in the high-power lighting applications due to its high luminous flux, high efficacy, and long life span. The recent studies on the power supplies of LED bulb (LED drivers) are diverse including paralleled LED strings load sharing [1], [2], LED dimming [3], [4], and LED current ripple suppressing [4]. As an important branch of LED drivers study, ac-connected high-power LED drivers $(V_{in} = 85-265 V_{ac}, P_O > 50 W)$ are commonly used in

Manuscript received December 14, 2014; revised April 8, 2015; accepted April 28, 2015. Date of publication May 15, 2015; date of current version July 30, 2015. This work was supported by the Queen's University, Kingston, ON, Canada. Recommended for publication by Associate Editor J. M. Alonso.

The authors are with the Department of Electrical and Computer Engineering, Queen's University, Kingston, ON K7L 3N6, Canada (e-mail: yajie.qiu@queensu.ca; lailiwang@gmail.com; hongliang.wang@queensu.ca; yanfei.liu@queensu.ca; senp@queensu.ca).

Color versions of one or more of the figures in this paper are available online at http://ieeexplore.ieee.org.

Digital Object Identifier 10.1109/JESTPE.2015.2433918



Fig. 1. Conventional high-power LED driver configurations. (a) Two-stage configuration. (b) Single-stage configuration.

outdoor lighting applications, such as street lights, parking lot lights, and high-bay industrial lights. In these applications, a large number of LEDs are connected in series to increase the lumens. This configuration yields a high output voltage and low output current combination requirement for the drivers, and usually requires isolation.

The conventional LED driver solutions for high-power LED drivers include two categories: 1) two-stage configuration [5]–[7] and 2) single-stage configuration [8]–[10], as shown in Fig. 1.

The two-stage configuration, as shown in Fig. 1(a), can achieve high power factor (PF) and tight output current regulation, making it a mainstream solution for high-power LED drivers [11]. However, it exhibits a poor efficiency and low power density. Usually, capacitors of high capacitance value are needed at the output of the PF correction (PFC) stage to buffer the power difference of the ac input and dc output. The necessary capacitance is generally $\sim 1 \mu$ F/W [12]. The PFC output capacitance can be reduced by increasing the voltage ripple [12]. However, the possible capacitance reduction is limited because the PFC output voltage must be higher than the minimum input line voltage to ensure the normal operation of the boost PFC converter. Therefore, electrolytic capacitors are still required for high-power applications.

The conventional single-stage configuration, as shown in Fig. 1(b), presents a cost-effective and high-efficiency

2168-6777 © 2015 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See http://www.ieee.org/publications_standards/publications/rights/index.html for more information.



Fig. 2. Parallel ripple cancellation configuration.

solution, yet the large electrolytic capacitors are still necessary to reduce the double line frequency (100 or 120 Hz) current ripple. Otherwise, the double line frequency current ripple will cause light flickering, which is harmful to human visual system [13]–[15]. However, electrolytic capacitor is not desired in LED driver as it suffers from the deadly drawback of relatively short operating life (5000 h [16]), compared with the lifetime of LED lamp (>50000 h [17]). According to [16], the electrolytic capacitor life is a function of operating temperature. As a rule of thumb, its life halves for each 10 °C higher operating temperature. Therefore, the unmatched-lifespan problem becomes more serious for the outdoor power supply such as street light working in the extremely harsh environment. Some solutions have been proposed to reduce this ripple and remove the electrolytic capacitors.

One method is to inject the harmonics (third and fifth) into the input current [18], [19]. This sacrifices the PF, which is unacceptable for high-power LED drivers. In [20]–[23], an auxiliary ripple cancellation stage is connected in parallel with the PFC output to reduce the PFC output capacitance, as shown in Fig. 2. It is noted that the auxiliary stage must withstand the same high-voltage stress equal to the PFC output voltage. The voltage across the auxiliary capacitor (V_{aux}) is even higher. Therefore, high voltage-rating components are necessary, which generally have higher cost and lower efficiency than their low-voltage-rating counterparts. In addition, an output filter inductor L_0 is required to be connected in series with the LED load to limit the LED current ripple.

In [24]–[26], the auxiliary stage is in series with the PFC output, thus the voltage stress can be reduced to the peak-to-peak (pk-to-pk) voltage ripple value. However, the room for capacitance reduction is also limited, since the ripple cancellation circuit is unipolar. The auxiliary stage must provide a large dc component to cancel a large PFC output voltage ripple. This increases the stress on the auxiliary circuit, which is also unfavorable to achieve high efficiency.

In this paper, a novel high-power single-stage LED driver configuration with a bipolar ripple cancellation stage is proposed. The bipolar ripple cancellation circuit is a fullbridge converter used to generate a pure ac voltage with zero dc bias which cancels the low-frequency voltage ripple of the PFC output. With this cancellation stage, the PFC output capacitance can be significantly reduced, allowing long-life an auxiliary winding. This paper is organized as follows. Section II introduces the proposed bipolar ripple cancellation principle and the basic control strategy for high-power LED driver configuration. Section III proposes the improved power architecture with floating capacitor to achieve the bipolar ripple cancellation without using the extra auxiliary winding from the main stage. Section IV provides the step-by-step design procedure. Section V describes the operation modes and advantages of the proposed bipolar ripple cancellation stage. Section VI provides the experimental results. Finally, the conclusion is drawn in Section VII.

II. OPERATION PRINCIPLES OF THE PROPOSED BIPOLAR RIPPLE CANCELLATION METHOD

A. Basic Bipolar Ripple Cancellation Concept of Proposed LED Driver

Fig. 3 shows circuit block diagram of the proposed electrolytic-capacitor-less configuration for high-power LED driver. This configuration consists of a bridge rectifier, a single-stage PFC stage (main stage), and a bipolar ripple cancellation stage [full-bridge ripple cancellation converter (FB RCC)]. The main output voltage and the FB RCC output voltage are connected in series and the combined voltage is used to power the LED lamps. Fig. 3 also shows the voltage waveforms of the main output (v_{main}), ripple cancellation stage output (v_{FB}), and the LED voltage (V_{LED}).

The PFC output voltage, V_{main} , includes both the ac and dc voltage components. The ac voltage ripple is at double line frequency, shown as in Fig. 3 (red curve). The expression of the PFC output voltage is in

$$v_{\text{main}} = V_{\text{dc}} + v_{\text{ripple}} \tag{1}$$

where V_{dc} is the dc component of the PFC output voltage and v_{ripple} is the ac component of PFC output voltage. The output voltage of the cancellation stage v_{FB} is a pure ac voltage, shown in Fig. 3 (blue curve) with zero dc voltage. In order to achieve a ripple-free output voltage across the LED lamps, the cancellation voltage v_{FB} , must offset the voltage ripple, v_{ripple} , as given in

$$v_{\rm FB}(t) = -v_{\rm ripple}(t). \tag{2}$$

The voltage across the LED lamp is the sum of the PFC output voltage and the cancellation stage output voltage, expressed in

$$V_{\rm LED} = v_{\rm main} + v_{\rm FB}.$$
 (3)

Substitution of (1) and (2) into (3) yields $V_{\rm LED} = V_{\rm d}$

$$V_{\rm LED} = V_{\rm dc}.$$
 (4)

The LED lamp sees only the dc component, as shown in Fig. 3 (brown line). It is noted that the pk-to-pk value of the



Fig. 3. Circuit block diagram of the proposed electrolytic-capacitor-less LED driver and the key waveforms of bipolar ripple cancellation.



Fig. 4. Proposed electrolytic-capacitor-less LED driver architecture with FB RCC.

double line frequency voltage ripple in PFC output V_{ripple} is proportional to the LED output current I_{LED} as well as the PFC output capacitance C_{main} , as shown in

$$V_{\text{ripple}} = \frac{P_{\text{in}}}{\omega \times C_{\text{main}} \times V_{\text{LED}}} = \frac{I_{\text{LED}}}{2\pi \times f \times C_{\text{main}}}.$$
 (5)

A smaller value of C_{main} should be used in order to remove the electrolytic capacitor from the proposed configuration, which will be discussed in Section IV.

A corresponding circuit diagram of the proposed LED driver is shown in Fig. 4, where a single-stage flyback circuit is selected as the isolated PFC stage in the prototype, while the auxiliary bipolar ripple cancellation stage is an FB RCC composed of four switches (Q_1-Q_4) , one inductor (L_{FB}) and two capacitors (input capacitor C_{aux} and output capacitor C_{FB}). The flyback PFC provides all of the LED driving power as well as a small amount of power to the full-bridge converter. Therefore, active clamp technology [28]–[32] is used in this flyback circuit to enhance the overall system efficiency. The FB RCC only compensates the ac voltage ripple.

B. Control Strategy for Full-Bridge Ripple Cancellation Converter

As shown in Fig. 4, the input capacitor of the FB RCC (C_{aux}) is connected to the flyback PFC stage via

a secondary transformer winding (N_{s2}) and a diode (D_{aux}) . Fig. 5 shows the detailed control strategy to achieve the bipolar ripple cancellation.

The ripple component (v_{main_ripple}) in the main output voltage (v_{main}) is sensed and scaled as the reference for the FB RCC after blocking the dc component using an analog differential circuit consists of a dc blocking capacitor and resistor, as shown in dc blocking unit in Fig. 5. With the PI control, the FB RCC is able to track the ac reference (v_{main_ripple}) and rebuild a reversed ac output voltage (v_{FB}) , which can fully cancel the double line frequency ripple in the main output voltage, as shown in Fig. 3.

C. LED Current Regulation and Power Factor Correction

The LED current is regulated and the PFC is achieved using the control diagram in Fig. 6, where the LED current feedback loop is highlighted. The change of compensation signal v_{comp_P} at primary side can lead to the change of rms input current, thereafter results in the input power change and the dc output voltage (V_{LED}) change. The LED current (I_{LED}) is controlled by changing the dc component in the output voltage (V_{LED}). With a PFC controller, the LED current (I_{LED}) is regulated exactly equal to its reference by controlling the output voltage (V_{LED}).



Fig. 5. Control block diagram of bipolar ripple cancellation.



Fig. 7. Block diagram of the proposed electrolytic-capacitor-less LED driver with floating capacitor bipolar ripple cancellation stage.

In fact, the FB RCC does not affect the average value of V_{LED} and I_{LED} and only cancels the double line frequency ac component in the LED voltage. In this way, the LED voltage can be a pure dc voltage using the FB RCC. At the same time, unity input PF can be achieved by flyback converter at the primary side.

III. BIPOLAR RIPPLE CANCELLATION METHOD USING FLOATING CAPACITOR

In the above circuit, an additional winding is added from the main transformer to provide the auxiliary voltage as the input of the FB RCC. This increases the circuit complexity and costs a little bit. It is noted, however, that a floating capacitor can be used as the input of the full-bridge converter because the net power provided by the full-bridge converter is zero under ideal condition and very small if the power loss in the FB RCC is considered. The voltage of the floating capacitor can be regulated by a slow voltage control loop.

Fig. 7 shows the block diagram of the proposed LED driver configuration with floating capacitor FB RCC. It is noted that this improved bipolar ripple cancellation configuration is suitable for both isolated and nonisolated single-stage PFC topologies.

Since the high-power LED bulbs usually require electrical isolation, the isolated flyback topology is still used as the PFC stage to demonstrate the power structure. The architecture



Fig. 8. Realization of proposed electrolytic-capacitor-less LED driver architecture with combined control strategy.



Fig. 9. Bipolar ripple cancellation control strategy.

of the LED driver with the proposed floating capacitor FB RCC is shown in Fig. 8. The FB RCC is still comprised of four switches $(Q_1 \sim Q_4)$, one inductor (L_{FB}) and two capacitors (input capacitor C_{aux} and output capacitor C_{FB}). It is noticed that voltage across C_{aux} (v_{Caux}) in this bipolar ripple cancellation stage contains 120-Hz ripple while C_{FB} only filters out the high switching-frequency noise as a part of output filter. Therefore, the C_{FB} is of a quite small value (<5 μ F). The detailed C_{aux} design equations are given in Section III-C.

The complete control block diagram of the improved ripple cancellation converter is shown in Fig. 9. The basic ac ripple cancellation control blocks are shown in Fig. 9 (dotted black boxes). The basic ripple cancellation control processes have already been elaborated in Section II-B, which must feature a high bandwidth to provide a quick ac reference tracking ability.

The significant difference between the control strategies of the two proposed power structures (between Figs. 4 and 8) lies in the method to offset the power loss in the FB RCC. In order to ensure a good ripple cancellation ability of the proposed floating capacitor FB RCC, a power loss offset loop is added to the basic bipolar ripple cancellation loop, which is highlighted in Fig. 9 (red box), where the FB RCC floating capacitor voltage (v_{Caux}) is regulated through a slow PI control loop. This extra control helps to avoid the undercancellation phenomenon described as follows.

A. Under-Cancellation Phenomenon and V_{Caux} Regulation

When the voltage of the main output is higher than the LED dc output voltage, the FB RCC will provide a negative voltage to cancel the ripple and the energy will flow into the FB RCC. When the voltage of the main output is lower than the LED dc output voltage, the FB RCC will provide a positive voltage to cancel the ripple and the energy will flow out of the FB RCC. If the FB RCC is lossless, the sum of the input energy and the output energy in a half-line cycle will be equal, and thus the C_{aux} voltage will be self-balancing and v_{FB} presents a symmetrical ac curve, as shown in Fig. 10(a). In this case, the FB RCC provides a pure ac voltage with zero dc bias, which is identical with the case when the cancellation loss is offset via the secondary transformer winding, as shown in Fig. 3.

However, the FB RCC has power loss in practical implementation. If the C_{aux} voltage is not regulated and there is no loss offset mechanism, the input energy to the full-bridge



Fig. 10. Under-cancellation phenomenon analysis. (a) Ideal case. (b) Without loss offset loop. (c) With proposed loss offset loop.

RCC stage will be less than the output energy in a half-line cycle, then the C_{aux} will be discharged and the C_{aux} voltage will drop. When the C_{aux} voltage is sufficiently low,

the FB RCC can no longer produce the peak voltage required to cancel the main stage's ripple at valley points, and then under-cancellation may occur. This phenomenon is shown in Fig. 10(b), where periodical bumps occur on top of dc LED voltage at double line frequency.

To solve this problem, the average C_{aux} voltage must be regulated, as shown in Fig. 9 (red box). This loop allows the FB RCC to absorb slightly more input energy than the output energy in each double line frequency cycle in order to offset the energy loss. As a result, the C_{aux} voltage can be kept stable and its average value can be regulated at the reference value (V_{Caux_ref}). According to the electrical features of FB RCC topology, inequality (6) must be satisfied to achieve the fully ripple cancellation

$$v_{\text{Caux}} \ge V_{\text{FB}_{pk}} = \frac{1}{2} V_{\text{ripple}}$$
 (6)

where v_{Caux} is the C_{aux} voltage which contains a 120-Hz voltage ripple component on the top of its average dc voltage. The $V_{\text{FB}_{pk}}$ is the peak value of the FB RCC output voltage (v_{FB}), which is decided by the PFC output voltage ripple, V_{ripple} .

B. Combined Control Strategy

In order to accommodate both feedback loops in the floating capacitor FB RCC controller to handles the following two tasks, separately: 1) tracking the shape and magnitude of the periodic ac ripple and 2) compensating the auxiliary stage loss, a combined bipolar ripple cancellation control strategy is proposed, which is shown in Fig. 9.

This control strategy is under the assumption that the FB RCC loss changes quite slow so that it can be considered as a dc value in one half-line cycle, which is practical for a fixed-load LED driver.

As shown in Fig. 9, the fast PI loop tracks the ac ripple reference (v_{ripple_main}) and provides an ideal Sinusoidal Pulse Width Modulation (SPWM) control output (v_{spwm1}), while the slow PI loop regulates the floating capacitor voltage (V_{Caux}), which generates a dc control voltage (v_{spwm2}). These two controlling outputs are added together as v_{spwm_sum} and then compared with the sawtooth wave to generate the SPWM driver signals for the four switches in FB RCC. As a result, FB RCC outputs a reversed ac voltage ripple with a very small negative dc voltage bias, as shown in Fig. 10(c).

It should be noticed that this negative dc voltage bias in the FB RCC output (v_{FB}) will not affect ac ripple reference (v_{ripple_main}) and the normal operation of the fast loop in the basic bipolar ripple cancellation because this is a dc signal (according to the assumption). All the dc information existing in the PFC output is blocked by the analog differential circuit before it becomes the reference for the fast loop. Therefore, the reference signals of these two loops are decoupled and both loops are able to operate stably and simultaneously.

C. FB RCC Input Capacitor Caux Design

In order to avoid the under-cancellation phenomenon as shown in Fig. 10(b), the C_{aux} value is critical. Its voltage

changes periodically at double line frequency, corresponding to energy exchanging inside the FB RCC. The design should ensure that the voltage across C_{aux} is always higher than the auxiliary output voltage, v_{FB} , at any time instant.

Under the assumption that FB RCC is operating at switching frequency much higher than the double line frequency, $(f_{sw} \gg 2 \times f_{line})$, the C_{aux} capacitance value is designed by the LED current (I_{LED}), the ac line voltage frequency (f_{line}), the allowed input voltage ripple (V_{Caux_ripple}), the average input voltage (V_{Caux_avg}), as well as the pk-to-pk output voltage of FB RCC (V_{ripple}). The expression is shown in

$$C_{\text{aux}} \ge \frac{I_{\text{LED}} \cdot V_{\text{ripple}}}{4\pi \cdot f_{\text{line}} \cdot V_{\text{Caux}avg} \cdot V_{\text{Caux}_{\text{ripple}}}}.$$
 (7)

The capacitor C_{aux} selected based on (7) ensures that the FB RCC output completely cancels the ripple component in LED lamp current, I_{LED} . The detailed derivation is shown in the Appendix.

IV. STEP-BY-STEP DESIGN PROCEDURE FOR BIPOLAR RIPPLE CANCELLATION CONVERTER

In light of the analysis discussed above, the design procedure of the proposed LED driver with bipolar ripple cancellation stage (FB RCC) is summarized as follows.

A. Selection of Voltage Rating of the FB RCC Input Capacitor C_{aux}

Multilayer ceramic capacitor is a good choice for the FB RCC input capacitor due to its small size and low cost as compared with the film capacitor [33], [34]. However, high-capacitance ceramic capacitors (>10 μ F) become expensive or even unavailable when the required dc voltage rating is over 50 V. Therefore, the design limitation of 50 V C_{aux} voltage rating is used in the practical design. The FB RCC switch ratings and the allowable PFC voltage ripple can be decided accordingly.

B. Selection of the FB RCC MOSFETs and Design the Cancellation Stage

The voltage stress of the full-bridge switches is the voltage across C_{aux} and is, therefore, <50 V, as discussed above. In order to reduce losses, MOSFETs with a low drain-to-source voltage V_{ds} , low $R_{ds(ON)}$, and low total gate charge, Q_g , are preferred. In the experimental prototype, MOSFETs with voltage rating of 30 V are used. The parameters and rating values of the full-bridge output inductor (L_{FB}) and output capacitor (C_{FB}) are selected as 47 μ H and 4.7 μ F 50 V.

C. Selection of PFC Stage Output Capacitance

The following three points must be taken into consideration when selecting the optimal PFC output capacitance.

 The peak voltage of the double line frequency ripple should be limited to be less than the average output voltage of the LED load to ensure a high PF for the PFC stage, as per

$$\frac{1}{2}V_{\text{ripple}} \le V_{\text{LED}}.$$
(8)

TABLE I Specifications of LED Driver

Vin	V _{LED}	I _{LED}	P ₀	fline
85~265 Vac	≈150 Vdc	0.7A	100 W	60 Hz



Fig. 11. PFC output capacitance versus PFC output pk-pk ripple voltage with LED current of 0.7 A.

- 2) Although the double line frequency component is removed from the LED output current by the bipolar ripple cancellation stage, a high switching-frequency component is introduced. A higher PFC output capacitance helps to dampen this high-frequency component.
- 3) C_{main} serves as an energy storage component in the main stage to buffer the power difference and mitigate the load current ripple. V_{ripple} is inversely proportional to C_{main} , according to (5). Minimizing the PFC output capacitance and limiting the double line frequency voltage ripple is a tradeoff, which affects the maximum voltage stress on the PFC output capacitor as expressed in (9) and the voltage stress on the switches in the FB RCC, which is discussed in Section V

$$V_{\text{main_pk}} = V_{\text{LED}} + \frac{1}{2}V_{\text{ripple}}.$$
(9)

With these factors in mind, the LED driver experimental prototype has been designed to meet the following the specifications, as shown in Table I.

With the specified LED current, the amplitude of 120-Hz ripple of PFC voltage depends on the output capacitance value, according to (5). It increases dramatically when the output capacitance is less than 100 μ F, as shown in Fig. 11.

The pk-to-pk ripple voltage goes to 40 V (the peak value is 20 V) when the output capacitance is set as 44 μ F. In the experimental prototype, two 22- μ F parallel film capacitors are used and the 120-Hz ripple is ~40 V pk-to-pk. The maximum PFC output voltage of PFC is 150 + 20 = 170 V (<250 V capacitor voltage rating).

D. Design of FB RCC Input Capacitor Caux

In order to satisfy the inequality (6), the average value of the input capacitor voltage, $V_{\text{Caux}avg}$, is selected as 35 V with a maximum 10 V pk-to-pk ripple, $V_{\text{Caux}ripple}$. So that the



Fig. 12. Operating modes of bipolar ripple cancellation converter. (a) Stage prototype. (b) Operation modes.

TABLE II C_{aux} Design Parameters

T_{sw}	$V_{FB\ pk}$	$V_{Caux avg}$	$V_{Caux\ ripple}$
1/156kHz	20V	35V	10V (peak-peak)

allowed minimum input voltage is 30 V which is a reasonable value to ensure the normal bipolar ripple cancellation operation of the FB RCC. All the parameters for C_{aux} design are listed in Table II.

Substitution of the values in Table II into (7) yields a minimal requirement ($C_{aux} \ge 106 \ \mu\text{F}$) for FB RCC input capacitor value to avoid under-cancellation phenomenon. Therefore, C_{aux} is selected as 120 μF in the prototype (10 $\mu\text{F} \times 12$ pieces 50 V 1206 ceramic caps).

E. C_{FB} and C_{aux} Layout to Suppress the Audible Noise

A ceramic capacitor expands when a voltage is applied and contracts when the voltage is reduced. The Printed Circuit Board (PCB) flexes as the capacitor changes in size because the ends of the capacitor mechanically couple to the PCB through solder. Applying the voltage ripple at audible frequency makes the PCB operate as a speaker. In the design, both $C_{\rm FB}$ and $C_{\rm aux}$ are processing power flow at 120 Hz. Particular measures have been taken to suppress the audible noise.

In the experimental prototype, there are 12 pieces of ceramic capacitor (10 μ F 50 V 1206) connected in parallel as the FB RCC input (floating) capacitors, which are soldered on both sides of the PCB, six on the top layer and six on the bottom layer, back-to-back. In this way, the tension caused by the capacitors at the top side is significant offset by the same tension caused by the ones on the bottom side. Therefore, the audible noise is suppressed. In addition, routing a slot on both sides of the $C_{\rm FB}$ also helps to reduce the noise.

V. ANALYSIS OF PROPOSED BIPOLAR RIPPLE CANCELLATION STAGE

The proposed bipolar ripple cancellation method with FB RCC features a bipolar output (both positive and negative voltages), as shown in Fig. 12(a). Two modes of the cancellation circuit are shown in Fig. 12(b).

Since the RCC's output current is the LED current (a dc current), from a power flow point of view, the RCC stage is different from the traditional single-phase full-bridge inverter in that the circuit does not contribute dc power to the LED load. It instead acts as a reservoir to buffer the power difference and completes an exchange of instantaneous power with the load once every half of a line cycle. The power loss of the bipolar ripple cancellation stage is offset either via an auxiliary winding from the main PFC stage (using the basic bipolar control strategy in Section II-B) or from the output side of FB RCC using floating capacitor (using the improved control strategy in Section III-B), so that the input voltage of the FB RCC is always higher than its output voltage and the cancellation can be committed normally. The proposed bipolar ripple cancellation methods (with FB RCC) provide the following advantages.

A. Low-Voltage-Rating Components in the Cancellation Stage

The four MOSFETs $Q_1 \sim Q_4$ conduct diagonally to provide paths for the output current I_{LED} , as shown in Fig. 12(b). According to the electrical features of FB RCC topology, it sees the component stress equal to half of the double line frequency ripple, shown in

$$V_{\text{FB,max}} \ge \frac{1}{2} V_{\text{ripple}}$$
 (10)

where $V_{\text{FB,max}}$ is the switches' voltage stress in the FB RCC.

Therefore, the proposed bipolar ripple cancellation method presents a double voltage ripple cancellation ability (given the components voltage stress in the additional stage are the same), compared with the existing unipolar cancellation method in [24]–[26], which is more beneficial for high-power high-voltage LED driver applications, where low cost of auxiliary circuits are required.

B. Applicable for Both Isolated and Nonisolated PFC Topologies

With the help of an extra voltage regulation loop, the cancellation stage loss is offset from the output side of the FB RCC. Therefore, no auxiliary winding is required for the improved FB RCC with a floating capacitor, making it a more cost-effective and more flexible solution applicable for both isolated and nonisolated LED driver applications.

C. Suitable for Variable-Output-Voltage LED Drivers

In order to adept different LED-load combinations, customers require the drivers to handle a wide output voltage range under the rated output current. The ratio of the highest specification over the lowest specification is usually higher than two times (e.g., $V_{\text{LED}} = 60-150$ V). With the existing cancellation technologies proposed in [17], [18], and [28], given the auxiliary winding turn ratio is fixed, the component voltage rating has to be overdesigned under the low output voltage operation (e.g., $V_{\text{LED}} < 150$ V) to fit the voltage stress at the highest output voltage operation (e.g., $V_{\text{LED}} < 150$ V), resulting a nonoptimal solution.

As to the second proposed floating capacitor ripple cancellation method (given in Section VI), the minimal C_{aux} voltage of FB RCC, v_{Caux} , should be larger than the peak ripple voltage at the main output, 0.5 V_{ripple} (by ~10%) to ensure the full cancellation of the double line frequency voltage ripple, according to (6).

Equation (5) shows that the pk-to-pk value of the double line frequency voltage ripple in PFC output, V_{ripple} , is only proportional to the LED output current I_{LED} as well as the PFC output capacitance C_{main} , given the line frequency f_{line} is fixed. Therefore, the voltage stress of the floating capacitor (C_{aux}) is designed based on the highest LED current I_{LED} as the worst case (in this paper, 0.7 A is the rated load current).

Compared with the existing cancellation technologies proposed in [24]–[26] as well as the first proposed ripple cancellation method (given in Section III in this paper) where the input capacitor voltage is decided by the LED driver dc output voltage (because the input capacitor is connected by an auxiliary winding from the PFC stage), the second proposed floating capacitor FB RCC features significantly reduced component voltage stress and energy loss. As a result, this improved bipolar ripple cancellation method solves the existing overdesigning problem on the component voltage rating in FB RCC at low output voltage operation for variableoutput-voltage LED drivers and saves the components' cost in the auxiliary circuits.

TABLE III Prototype Parameters Values

Active Clamp Single-stage Flyback PFC Stage				
Output Capacitor (C_{main})	44 μF (22 μF×2, 250V Film Caps)			
Switches $(Q_{main} Q_{aux})$	SPP11N80C3			
Diode (D_{main})	C3D16060			
Turns Ratio (N _p :N _{s1} :N _{s2})	6:5:1 or 6:5:0 (no auxiliary winding for the RCC with floating capacitor)			
Magnetizing Inductance (L_m)	1300 µH			
Leakage Inductance (L_{lek})	33 µH			
External Leakage Inductor (<i>L_{ext}</i>)	15 µH			
Active Clamp Capacitor	272 nF			
(C_{clamp})	(68 nF×4, 400V Film Caps)			
Single-stage PFC Controller	NCP1652A			
Bipolar FB RCC Stage				
Switching Frequency (f_{sw})	156 KHz			
Input Capacitor (C_{aux})	120 μF (10 μF×12, 50V 1206 Ceramic Caps)			
Output Inductor (L_{FB})	47 uH			
1 (12)	17 MII			
Output Capacitor (C_{FB})	$4.7 \mu\text{F} (50\text{V} 1206 \text{ Ceramic Cap})$			
Output Capacitor (C_{FB}) Full-bridge Switches $(Q_{I} \sim Q_{4})$	4.7 μF (50V 1206 Ceramic Cap) TPN11003NLLQ×4 (30V, 11mΩ)			
Output Capacitor (C_{FB}) Full-bridge Switches $(Q_I \sim Q_4)$ SPWM Controller	4.7 μF (50V 1206 Ceramic Cap) TPN11003NLLQ×4 (30V, 11mΩ) MC33060A			
Output Capacitor (C_{FB}) Full-bridge Switches $(Q_I \sim Q_4)$ SPWM Controller LE	4.7 μF (50V 1206 Ceramic Cap) TPN11003NLLQ×4 (30V, 11mΩ) MC33060A D lamp Load			
Output Capacitor (C_{FB}) Full-bridge Switches $(Q_I \sim Q_4)$ SPWM Controller LED Chip Part Number	4.7 μF (50V 1206 Ceramic Cap) TPN11003NLLQ×4 (30V, 11mΩ) MC33060A D lamp Load XMLEZW-02-0000- 0B00T527F×27 connected in series			
Output Capacitor (C_{FB}) Full-bridge Switches $(Q_I \sim Q_4)$ SPWM Controller LE LED Chip Part Number Forward Voltage/pcs (V_f) Typ	4.7 μF (50V 1206 Ceramic Cap) TPN11003NLLQ×4 (30V, 11mΩ) MC33060A D lamp Load XMLEZW-02-0000- 0B00T527F×27 connected in series 6 V			
Output Capacitor (C_{FB}) Full-bridge Switches $(Q_I \sim Q_4)$ SPWM Controller LE LED Chip Part Number Forward Voltage/pcs (V_f) Typ Max Current (I_{max})	4.7 μF (50V 1206 Ceramic Cap) TPN11003NLLQ×4 (30V, 11mΩ) MC33060A D lamp Load XMLEZW-02-0000- 0B00T527F×27 connected in series 6 V 2 A			

D. High Efficiency

The bipolar ripple cancellation method also yields a high efficiency, since the FB RCC does not contribute dc power to the LED load. Without the auxiliary winding, the second proposed bipolar ripple cancellation method presents even higher efficiency benefiting from saving the loss in the auxiliary winding (N_{s2}) and diode (D_{aux}), shown in Fig. 4. This will be demonstrated in the experimental result.

VI. EXPERIMENTAL VERIFICATION

A 100-W CCM single-stage flyback LED driver with bipolar ripple cancellation stage has been built. Following the proposed design procedure in Section IV-C results in the PFC output capacitance to be 44 μ F, and thus the 120-Hz ripple of the PFC output voltage is 40 V (pk-to-pk). Therefore, the peak value of FB RCC output is 20 V (peak), and C_{aux} has been selected as 120 μ F in the prototype so that the 120-Hz voltage ripple in v_{Caux} is limited to 5 V (peak) when its average voltage is regulated at 35 V. The minimum voltage across C_{aux} is 30 V.

The design specifications are given in Table I, while the detailed prototype parameters are shown in Table III.

A. Floating Capacitor Voltage Regulation Performance

Fig. 13 shows the key experimental waveforms of the floating capacitor FB RCC (when $V_{in} = 110 \text{ V}_{ac}$, $V_{LED} \approx 150 \text{ V}$,



Fig. 13. Key experimental waveforms of floating capacitor FB RCC, when $V_{in} = 110 V_{ac}$, $V_{LED} \approx 150 V$, $I_{LED} = 0.7 A$, and $P_O = 100 W$.



Fig. 14. Input current and output voltage of the proposed LED driver, when $V_{\rm in} = 110 V_{\rm ac}$, $V_{\rm LED} \approx 150 V$, $I_{\rm LED} = 0.7 A$, and $P_O = 100 W$.

 $I_{\text{LED}} = 0.7$ A, and $P_O = 100$ W), in which the floating capacitor voltage v_{Caux} is shown in CH4 (dc coupled). After 120- μ F ceramic capacitors are used as the FB RCC floating capacitor, v_{Caux} is regulated at 35 ± 5 V as expected in Table II by the proposed loss offset loop.

Besides, the PFC stage output voltage (v_{main}) is shown in CH1 (dc coupled), whose average value (V_{main_ripple}) is 149.7 V. The FB RCC output voltage (v_{FB}) is shown in CH2 (dc coupled), whose average voltage (v_{FB_avg}) has a small negative dc voltage bias of -1.2 V. As a result, a dc voltage (V_{LED}) of 148.5 V (149.7 V - 1.2 V = 148.5 V) is obtained and is applied to the LED lamp to produce dc LED current, as shown in CH3 (dc coupled). This 1.2 V voltage bias is caused by the energy loss in the floating capacitor FB RCC and the loss can be calculated using the measured voltage bias value ($P_{loss} = V_{bias} \times I_{LED} = 1.2$ V × 0.7 A = 0.84 W).

Fig. 14 shows the input voltage and input current waveform of proposed bipolar ripple cancellation method ($v_{in} = 110 V_{ac}$), which has achieved a high PF of 0.994.

B. Current Ripple Cancellation Performance

Both the two power structures of FB RCC have been verified with a single-stage flyback PFC stage (main stage)



Fig. 15. Ripple cancellation performance of the proposed LED driver, when $V_{\rm in} = 110 V_{\rm ac}$, $V_{\rm LED} \approx 150 V$, $I_{\rm LED} = 0.7 A$, and $P_o = 100 W$. (a) LED driver with the proposed FB RCC ($C_{\rm main} = 44 \ \mu$ F, $C_{\rm aux} = 120 \ \mu$ F, and $C_{\rm FB} = 4.7 \ \mu$ F). (b) Active-clamp single-stage flyback LED driver ($C_o = 4700 \ \mu$ F).

and present the same ripple cancellation performance. The key waveforms of the proposed LED driver configuration with only 48.7- μ F total output capacitance ($C_{\text{main}} + C_{\text{FB}}$) is shown in Fig. 15(a) whose reference polarity is the same in Fig. 3. The ac voltage generated by the FB RCC (CH2, ac coupled) mitigates the 120-Hz PFC ripple (CH1, ac coupled), resulting in a total flat voltage (CH3, ac coupled) and flat LED current (CH4, ac coupled), the current ripple value at 120 Hz is shown in fast Fourier transform (FFT) Mathematical Channel of the scope (CHM). The 120-Hz PFC voltage ripple is 42 V pk-pk before cancellation. The LED output current ripple at 120 Hz is 6.2-mA rms after cancellation. According to (5), when using the conventional single-stage LED drivers, such a small voltage ripple can be only achieved when the output capacitance is increased to 4700 μ F. Fig. 15(b) shows the output voltage and LED current of a single-stage LED driver under $4700-\mu$ F output capacitance with the same power train parameters, the 120-Hz current ripple value is 8.2 mA. It is evident that the proposed solution reduces the output capacitance value by 99%! In addition, it should be noticed that only 44- μ F C_{main} is of



Fig. 16. Light flickering reduction performance comparison, when $V_{\rm in} = 110$ Vac, $V_{\rm LED} \approx 150$ V, $I_{\rm LED} = 0.7$ A, and $P_o = 100$ W. (a) LED driver with the proposed bipolar ripple cancellation ($C_{\rm main} = 44 \ \mu$ F, $C_{\rm aux} = 120 \ \mu$ F, and $C_{\rm FB} = 4.7 \ \mu$ F). (b) Active-clamp single-stage flyback LED driver ($C_o = 4700 \ \mu$ F).

high rating (voltage stress is 250 V) while both C_{FB} and C_{aux} are low-voltage-rating components (voltage stress is 50 V).

C. Light Flickering Comparison

A luminance to voltage conversion device was built to measure the light flickering performance of the proposed bipolar ripple cancellation method. Fig. 16 shows the lighting fluctuation comparison between the LED lamps driven by the proposed LED driver in Fig. 16(a) and the conventional single-stage active-clamp flyback LED driver in Fig. 16(b). In order to highlight the 120-Hz component of the signals, both CH1 and CH2 in Fig. 16 are ac coupled. As a result, only a small dc component remains in the mathematical channel, as shown in the most left part FFT signal. The proposed LED driver with bipolar ripple cancellation shows the superior light flickering reduction ability (4-mV reflected light flickering in voltage) over the conventional LED driver with 4700- μ F output capacitance (4.6-mV reflected light flickering in voltage).



Fig. 17. Performance comparison of the proposed LED drivers when $C_{\text{main}} = 44 \ \mu\text{F}$, $V_{\text{LED}} \approx 150 \text{ V}$, $I_{\text{LED}} = 0.7 \text{ A}$, and $P_o = 100 \text{ W}$. (a) System efficiency. (b) PF.

D. Power Efficiency and Power Factor Performance

Since the proposed FB RCC only processes the ac ripple component, the efficiency loss during ripple cancellation is minimal. In Fig. 17(a) and (b), both the power efficiency and PF performances of the two different bipolar ripple cancellation power structures (blue lines are with auxiliary winding and the red lines are with a floating capacitor) are measured.

The experimental results show that both of the two bipolar ripple cancellation power configurations have exceeded 90.6% power efficiency and 0.97 PF given a universal ac input (110–220 V). The peak efficiency of the system is 92% for the winding-connect bipolar ripple cancellation and 92.5% for the improved bipolar ripple cancellation with floating capacitor. In general, the floating capacitor bipolar ripple cancellation method presents a slightly higher efficiency than the one with auxiliary winding by 0.5%. This slight difference is caused by the loss in extra winding (N_{s2}) and the diode (D_{aux}) from the main PFC stage. As shown in Fig. 18, the power loss contributed by the cancellation stage is generally very small for both the proposed bipolar ripple cancellation structures (<1.4 W). Compared with the major benefit of capacitor value reduction and using film capacitors, the loss is insignificant.

Fig. 19 shows that the experimental prototype has passed IEC61000-3-2 Class C requirements with large margin,





Fig. 18. FB RCC loss performance, when $C_{\text{main}} = 44 \ \mu\text{F}$, $V_{\text{LED}} \approx 150 \text{ V}$, $I_{\text{LED}} = 0.7 \text{ A}$, and $P_o = 100 \text{ W}$. (a) With auxiliary winding. (b) With floating capacitor.

because the proposed bipolar ripple cancellation stage (FB RCC) does not affect the original PF performance of the main PFC stage in the LED driver.

E. Prototype Board

Fig. 20(a) shows a photo of the whole prototype board on which both of the proposed control strategies are implemented. The prototype is composed of two parts: 1) the single-stage active clamp PFC stage (main stage) is at the left side of the board and 2) the bipolar ripple cancellation stage (FB RCC) is at the right side. With the bulky PFC output electrolytic capacitors being substituted by the film capacitors as shown in the red box, the whole prototype achieves electrolytic-capacitor-free.

The LED load lamp is made of 27 LED chips from Cree (XMLEZW-02-0000-0B00T527F) connected in series. Fig. 20(b) shows a photo of the LED lamp load used in the experiment.



Fig. 19. Harmonic performance at nominal input voltage.





(b)

Fig. 20. Prototype photos. (a) Proposed LED driver. (b) LED lamp.

VII. CONCLUSION

This paper has proposed a new high-power LED driver configuration with a bipolar ripple cancellation stage (FB RCC). This cancellation circuit neither impacts the dc output current nor degrades the PF, compensating only the ac ripple at the PFC output. Two different power structures have been proposed. As a result, the required output capacitor value is significantly reduced and the electrolytic capacitors can be replaced by long-life power film capacitors.

Compared with the existing series ripple cancellation configurations in [24]–[26], the proposed configuration features: 1) a double voltage ripple cancellation ability (given the components voltage stress in the additional stage are the same, which is more suitable for high output power and high output voltage applications and 2) a high efficiency comparable with the conventional single-stage solutions.

By innovatively controlling the power flow of the FB RCC, the auxiliary winding can be eliminated, rendering a more cost effective, and more flexible solution for both isolated and nonisolated LED driver applications, which provides the fourth attractive characteristic that the FB RCC input voltage can be regulated separately from the main PFC stage output voltage, avoiding the overdesigning of the component voltage rating in the cancellation stage at low output voltage operation for the variable-output-voltage LED drivers.

A 100 W (150 V/0.7 A) experimental prototype was built. The experimental results demonstrate that, using a 44- μ F output capacitor, the double line frequency LED ripple current can be as low as 6.2-mA rms in the proposed configuration, which would otherwise require over 4700- μ F output capacitance using conventional single-stage LED drivers.

APPENDIX

A. FB RCC Floating Capacitor Caux Design Rule Derivation

The instant C_{aux} input voltage is composed of a dc average voltage and a changing double-line-frequency voltage ripple resulting from the charging and discharging of the capacitor by the LED current I_{LED}

$$v_{C_{\text{aux}}} = V_{\text{Caux}_\text{avg}} + v_{\text{Caux}_\text{ripple}}.$$
 (11)

According to the operation modes of ripple cancellation stage, the input capacitor is charged when Q_2 and Q_3 are conducted $(Q_1 \text{ and } Q_4 \text{ are OFF})$ and it is discharged when Q_1 and Q_4 are conducted $(Q_2 \text{ and } Q_3 \text{ are OFF})$. These two intervals are shown in the following equations, separately:

$$T_{\text{charge}} = T_{\text{sw}} \cdot (1 - D) \tag{12}$$

$$T_{\rm discharge} = T_{\rm sw} \cdot D \tag{13}$$

where T_{sw} is the switching period of cancellation stage. *D* is the duty cycle of the driving signals for Q_1 and Q_4 , shown

in the following equation:

$$D(t) = \frac{1}{2} + \frac{1}{2} \cdot M \cdot \sin(2\omega t) \tag{14}$$

where ω is angular frequency of line voltage and *M* is the modulation index of SPWM, expressed as

$$M = \frac{\frac{1}{2}V_{\text{ripple}}}{V_{\text{Caux}_avg}}.$$
 (15)

Since the average current going through the switches is fixed by the load, the difference between charging time and discharging time of each switching cycle determines the behavior of input current, leading to the increase or decrease of the input voltage. The charge for each cycle can be expressed by the following equation:

$$Q_{\text{discharge}}(t) = I_{\text{LED}} \cdot (T_{\text{discharge}}(t) - T_{\text{charge}}(t))$$
$$= I_{\text{LED}} \cdot T_{\text{sw}} \cdot M \cdot \sin(2\omega t).$$
(16)

The sum of discharge is expressed in the following equation:

$$Q_{\text{discharge_sum}}(nT_{\text{sw}}) = \sum_{t=0}^{nT_{\text{sw}}} Q_{\text{discharge}}(t)$$
$$= \sum_{k=1}^{n} I_{\text{LED}} \cdot T_{\text{sw}} \cdot M \cdot \sin(2\omega \cdot kT_{\text{sw}}).$$
(17)

According to the characteristics of the two-level SPWM modulation strategy, the discharging period is always longer than the charging time during the first half-line cycle before it enters the other half-line cycle. Therefore, the input capacitor keeps discharging over each switching cycle and the voltage keeps decreasing until it touches the valley at the half cycle point. Then, the biggest voltage drop can be calculated in the following equation:

$$V_{\text{Caux_ripple}} = \frac{Q_{\text{discharge_sum}}\left(\frac{T_{\text{line}}}{4}\right)}{C_{\text{aux}}}.$$
 (18)

In fact, this is the worst case because the output voltage is on the peak value simultaneously.

 $Q_{\text{discharge_sum}}(T_{\text{line}}/4)$ in (18) can be simplified into (19) after the mathematical deduction

$$Q_{\text{discharge_sum}}\left(\frac{T_{\text{line}}}{4}\right) = \sum_{k=1}^{\frac{I_{\text{line}}}{4T_{\text{sw}}}} I_{\text{LED}} \cdot M \cdot T_{\text{sw}} \cdot \sin\left(\frac{4\pi T_{\text{sw}}}{T_{\text{line}}}k\right)$$
$$= \frac{I_{\text{LED}} \cdot M \cdot T_{\text{sw}}}{\tan\left(\frac{2\pi T_{\text{sw}}}{T_{\text{line}}}\right)}.$$
(19)

Since $T_{sw} \ll T_{line}$ $(f_{sw} \gg f_{line})$

$$\tan\left(\frac{2\pi T_{\rm sw}}{T_{\rm line}}\right) \approx \frac{2\pi T_{\rm sw}}{T_{\rm line}}.$$
 (20)

Then, (19) can be further simplified, as shown in

$$Q_{\text{discharge_sum}}\left(\frac{T_{\text{line}}}{4}\right) = \frac{I_{\text{LED}} \cdot M}{2\pi \cdot f_{\text{line}}}$$
 (21)

where f_{line} is the ac line voltage frequency.

Therefore, FB RCC is able to work normally for the whole line cycle as long as the input valley voltage is set higher than the peak output voltage. The final floating capacitor C_{aux} design rule is shown in

$$C_{\text{aux}_\min} \ge \frac{Q_{\text{discharge}_sum}\left(\frac{1}{4}T_{\text{line}}\right)}{V_{\text{Caux}_ripple}} = \frac{I_{\text{LED}} \cdot V_{\text{ripple}}}{4\pi \cdot f_{\text{line}} \cdot V_{\text{Caux}_avg} \cdot V_{\text{Caux}_ripple}}.$$
 (22)

B. FB RCC Floating Capacitor C_{aux} Design Rule Derivation From the Energy Balance Point of View

The energy released from C_{aux} with its voltage change from V_{Caux_peak} to V_{Caux_valley} can be expressed in the following equation:

$$\Delta E = \frac{1}{2} C_{\text{aux}} \cdot \left(V_{\text{Caux_peak}} \right)^2 - \frac{1}{2} C_{\text{aux}} \cdot \left(V_{\text{Caux_valley}} \right)^2$$
$$= C_{\text{aux}} \cdot V_{\text{Caux_avg}} \cdot V_{\text{Caux_ripple}}.$$
(23)

The energy delivered to the LED string from the FB RCC during the above period can be calculated as follows:

$$W = PT = \int_{0}^{\frac{T_{\text{line}}}{4}} v_{\text{CFB}}(t) \cdot I_{\text{LED}}(t) \cdot dt$$
$$= I_{\text{LED}} \int_{0}^{\frac{T_{\text{line}}}{4}} v_{\text{CFB}}(t) \cdot dt$$
$$= I_{\text{LED}} \int_{0}^{\frac{T_{\text{line}}}{4}} V_{\text{ripple}} \cdot \sin(2\pi \ (2f_{\text{line}}) t) \cdot dt$$
$$= \frac{I_{\text{LED}} \cdot V_{\text{ripple}}}{4\pi \cdot f_{\text{line}}}.$$
(24)

Neglecting the energy loss in the FB RCC, the circuit should follow the energy balance rule: $\Delta E = W$. Then

$$C_{\text{aux}} \cdot V_{\text{Caux_avg}} \cdot V_{\text{Caux_ripple}} = \frac{I_{\text{LED}} \cdot V_{\text{ripple}}}{4\pi \cdot f_{\text{line}}}.$$
 (25)

The resulting floating capacitor C_{aux} design rule is the same as that from the first derivation

$$C_{\text{aux}_{\min}} \ge = \frac{I_{\text{LED}} \cdot V_{\text{ripple}}}{4\pi \cdot f_{\text{line}} \cdot V_{\text{Caux}_{\text{avg}}} \cdot V_{\text{Caux}_{\text{ripple}}}}.$$
 (26)

REFERENCES

- Q. Hu and R. Zane, "LED driver circuit with series-input-connected converter cells operating in continuous conduction mode," *IEEE Trans. Power Electron.*, vol. 25, no. 3, pp. 574–582, Mar. 2010.
- [2] S. N. Li, W. X. Zhong, W. Chen, and S. S. Y. Hui, "Novel selfconfigurable current-mirror techniques for reducing current imbalance in parallel light-emitting diode (LED) strings," *IEEE Trans. Power Electron.*, vol. 27, no. 4, pp. 2153–2162, Apr. 2012.
- [3] M. Doshi and R. Zane, "Control of solid-state lamps using a multiphase pulsewidth modulation technique," *IEEE Trans. Power Electron.*, vol. 25, no. 7, pp. 1894–1904, Jul. 2010.
- [4] J. Garcia, A. J. Calleja, E. L. Corominas, D. G. Vaquero, and L. Campa, "Interleaved buck converter for fast PWM dimming of high-brightness LEDs," *IEEE Trans. Power Electron.*, vol. 26, no. 9, pp. 2627–2636, Sep. 2011.
- [5] X. Xie, M. Ye, Y. Cai, and J. Wu, "An optocouplerless two-stage high power factor LED driver," in *Proc. 26th Annu. IEEE Appl. Power Electron. Conf. Expo. (APEC)*, Mar. 2011, pp. 2078–2083.

- [6] M. Arias, D. G. Lamar, A. Vazquez, J. Sebastian, D. Balocco, and A. Diallo, "Analysis of the switching process in the asymmetrical halfbridge converter for street LED-lighting applications," in *Proc. 27th Annu. IEEE Appl. Power Electron. Conf. Expo. (APEC)*, Feb. 2012, pp. 1210–1217.
- [7] P. Athalye, M. Harris, and G. Negley, "A two-stage LED driver for high-performance high-voltage LED fixtures," presented at the APEC, 2013.
- [8] C.-A. Cheng, C.-H. Chang, F.-L. Yang, and T.-Y. Chung, "A novel single-stage high-power-factor LED driver for street-lighting applications," in *Proc. IEEE 10th Int. Conf. Power Electron. Drive Syst. (PEDS)*, Apr. 2013, pp. 330–333.
- [9] C.-A. Cheng, T.-Y. Chung, and F.-L. Yang, "A single-stage LED driver for street-lighting applications with high PF," in *Proc. IEEE Int. Symp. Ind. Electron. (ISIE)*, May 2013, pp. 1–4.
- [10] Y. Hu, L. Huber, and M. M. Jovanovic, "Single-stage, universalinput AC/DC LED driver with current-controlled variable PFC boost inductor," *IEEE Trans. Power Electron.*, vol. 27, no. 3, pp. 1579–1588, Mar. 2012.
- [11] M. Arias, M. Fernández Diaz, D. G. Lamar, D. Balocco, A. A. Diallo, and J. Sebastian, "High-efficiency asymmetrical half-bridge converter without electrolytic capacitor for low-output-voltage AC–DC LED drivers," *IEEE Trans. Power Electron.*, vol. 28, no. 5, pp. 2539–2550, May 2013.
- [12] F. Zhang, J. Ni, and Y. Yu, "High power factor AC–DC LED driver with film capacitors," *IEEE Trans. Power Electron.*, vol. 28, no. 10, pp. 4831–4840, Oct. 2013.
- [13] A. Wilkins, J. Veitch, and B. Lehman, "LED lighting flicker and potential health concerns: IEEE standard PAR1789 update," in *Proc. IEEE Energy Convers. Congr. Expo. (ECCE)*, Sep. 2010, pp. 171–178.
- [14] B. Lehman, A. Wilkins, S. Berman, M. Poplawski, and N. J. Miller, "Proposing measures of flicker in the low frequencies for lighting applications," in *Proc. IEEE Energy Convers. Congr. Expo. (ECCE)*, Sep. 2011, pp. 2865–2872.
- [15] D. Gallo, C. Landi, and N. Pasquino, "An instrument for the objective measurement of light flicker," in *Proc. IEEE Instrum. Meas. Technol. Conf. (IMTC)*, May 2005, pp. 1942–1947.
- [16] (May 7, 2015). *Electrolytic Capacitor*. [Online]. Available: http://en.wikipedia.org/wiki/Electrolytic_capacitor
- [17] Energy Efficiency and Renewable Energy Information Center, Lifetime of White LEDs. Washington, DC, USA: U.S. Department of Energy, Sep. 2009. [Online]. Available: http://apps1. eere.energy.gov/buildings/publications/pdfs/ssl/lifetime_white_leds.pdf
- [18] L. Gu, X. Ruan, M. Xu, and K. Yao, "Means of eliminating electrolytic capacitor in AC/DC power supplies for LED lightings," *IEEE Trans. Power Electron.*, vol. 24, no. 5, pp. 1399–1408, May 2009.
- [19] B. Wang, X. Ruan, K. Yao, and M. Xu, "A method of reducing the peakto-average ratio of LED current for electrolytic capacitor-less AC–DC drivers," *IEEE Trans. Power Electron.*, vol. 25, no. 3, pp. 592–601, Mar. 2010.
- [20] K.-W. Lee, Y.-H. Hsieh, and T.-J. Liang, "A current ripple cancellation circuit for electrolytic capacitor-less AC-DC LED driver," in *Proc. 28th Annu. IEEE Appl. Power Electron. Conf. Expo. (APEC)*, Mar. 2013, pp. 1058–1061.
- [21] S. Wang, X. Ruan, K. Yao, S.-C. Tan, Y. Yang, and Z. Ye, "A flickerfree electrolytic capacitor-less AC–DC LED driver," *IEEE Trans. Power Electron.*, vol. 27, no. 11, pp. 4540–4548, Nov. 2012.
- [22] S. Wang, X. Ruan, K. Yao, and Z. Ye, "A flicker-free electrolytic capacitor-less ac-dc LED driver," in *Proc. IEEE Energy Convers. Congr. Expo. (ECCE)*, Sep. 2011, pp. 2318–2325.
- [23] Q. Hu and R. Zane, "Off-line LED driver with bidirectional second stage for reducing energy storage," in *Proc. IEEE Energy Convers. Congr. Expo. (ECCE)*, Sep. 2011, pp. 2302–2309.
- [24] P. Fang, B. White, C. Fiorentino, and Y.-F. Liu, "Zero ripple single stage AC-DC LED driver with unity power factor," in *Proc. IEEE Energy Convers. Congr. Expo. (ECCE)*, Sep. 2013, pp. 3452–3458.
- [25] P. Fang and Y. F. Liu, "Single stage primary side controlled offline flyback LED driver with ripple cancellation," in *Proc. 29th Annu. IEEE Appl. Power Electron. Conf. Expo. (APEC)*, Mar. 2014, pp. 3323–3328.
- [26] F. Peng and Y. F. Liu, "An electrolytic capacitor-free single stage Buck-Boost LED driver and its integrated solution," in *Proc. 29th Annu. IEEE Appl. Power Electron. Conf. Expo. (APEC)*, Mar. 2014, pp. 1394–1401.
- [27] TDK. (2009). Film Capacitors—Power Electronic Capacitors General Purpose Applications. [Online]. Available: http://www.epcos.com/ inf/20/50/ds/B3236X.pdf

- [28] B. King and D. Strasser, "Incorporating active-clamp technology to maximize efficiency in flyback and forward design," presented at the Texas Instrum. Power Supply Design Seminar, 2010.
- [29] R. Watson, G. C. Hua, and F. C. Lee, "Characterization of an active clamp flyback topology for power factor correction applications," *IEEE Trans. Power Electron.*, vol. 11, no. 1, pp. 191–198, Jan. 1996.
- [30] N. P. Papanikolaou and E. C. Tatakis, "Minimisation of power losses in PFC flyback converters operating in the continuous conduction mode," *IEE Proc.-Electr. Power Appl.*, vol. 149, no. 4, pp. 283–291, Jul. 2002.
- [31] R. Watson, F. C. Lee, and G. C. Hua, "Utilization of an active-clamp circuit to achieve soft switching in flyback converters," *IEEE Trans. Power Electron.*, vol. 11, no. 1, pp. 162–169, Jan. 1996.
- [32] R. Watson, G. C. Hua, and F. C. Lee, "Characterization of an active clamp flyback topology for power factor correction applications," in *Proc. 9th Annu. Appl. Power Electron. Conf. Expo. (APEC)*, vol. 1. Feb. 1994, pp. 412–418.
- [33] M.-J. Pan and C. A. Randall, "A brief introduction to ceramic capacitors," *IEEE Elect. Insul. Mag.*, vol. 26, no. 3, pp. 44–50, May/Jun. 2010.
- [34] Y. Sakabe, M. Hayashi, T. Ozaki, and J. P. Canner, "High frequency performance of multilayer ceramic capacitors," in *Proc. 45th Electron. Compon. Technol. Conf.*, May 1995, pp. 234–240.



Yajie Qiu (S'13) received the M.Sc. degree from the Anhui University of Technology, Ma'anshan, China, in 2011. He is currently pursuing the Ph.D. degree in electrical engineering with Queen's University, Kingston, ON, Canada.

He holds one U.S. patent pending. His current research interests include topologies and control methods for ac-dc converters with power factor correction and LED driver, nonlinear control to achieve fast dynamic performance for dc-dc converters, and modulation schemes for resonant

converter.

Mr. Qiu was a recipient of the Outstanding Presentation Award at APEC'15, and the Conference Travel Award from PSMA.



Laili Wang (S'07–M'13) was born in Shaanxi, China, in 1982. He received the B.S., M.S., and Ph.D. degrees in electrical engineering from Xi'an Jiaotong University, Xi'an, China, in 2004, 2007, and 2011, respectively.

He has been a Post-Doctoral Research Fellow with the Department of Electrical Engineering, Queen's University, Kingston, ON, Canada, since 2011. His current research interests include package and integration of passive devices in high frequency high power density dc/dc converters.



Hongliang Wang (M'12) received the B.Sc. degree from the Anhui University of Science and Technology, Huainan, China, in 2004, and the Ph.D. degree from the Huazhong University of Science and Technology, Wuhan, China, in 2011.

He was an Electrical Engineer with Zhejiang Hengdian Thermal Power Plant from 2004 to 2005. From 2011 to 2013, he was a Senior System Engineer with Sungrow Power Supply Company, Ltd., Hefei, China. Since 2013, he has been a Post-Doctoral Fellow with the Department of Elec-

trical Engineering, Queen's University, Kingston, ON, Canada. He holds 36 Chinese patents and seven U.S. patents pending. His current research interests include photovoltaics, uninterruptible power supplies, microgrids, resonant converter, and LED drivers.

Dr. Wang has been a member of the Technical Committee on Renewable Energy Power Conversion within the China Power Supply Society since 2013, and the Technical Committee on Standardization within the China Power Supply Society since 2014.



Yan-Fei Liu (M'94–SM'97–F'13) received the Ph.D. degree from the Department of Electrical and Computer Engineering, Queen's University, Kingston, ON, Canada, in 1994.

He was a Technical Advisor with the Advanced Power System Division, Nortel Networks, Mississauga, ON, Canada, from 1994 to 1999. Since 1999, he has been with Queen's University. He is currently a Professor with the Department of Electrical and Computer Engineering. He has authored over 130 technical papers in the IEEE

TRANSACTIONS and conferences, and holds 22 U.S. patents. His current research interests include digital control technologies for high efficiency, fast dynamic response dc–dc switching converter and ac–dc converter with power factor correction, resonant converters and server power supplies, and LED drivers.

Dr. Liu has served as an Editor of the IEEE JOURNAL OF EMERGING AND SELECTED TOPICS OF POWER ELECTRONICS since 2012, and an Associate Editor of the IEEE TRANSACTIONS ON POWER ELECTRONICS since 2001. He served as the Editor-in-Chief of the Special Issue of Power Supply on Chip of the IEEE TRANSACTIONS ON POWER ELECTRONICS from 2011 to 2013, and a Technical Program Co-Chair of ECCE in 2011. He is a Principal Contributor for two IEEE standards. He has served as the Chair of the PELS Technical Committee on Control and Modeling Core Technologies since 2013. He served as the Chair of the PELS Technical Committee on Power Conversion Systems and Components from 2009 to 2012.



Paresh C. Sen (M'67–SM'74–F'89–LF'04) was born in Chittagong, Bangladesh. He received the B.Sc. (Hons.) degree in physics and the M.Sc. (Tech.) degree in applied physics from the University of Calcutta, Kolkata, India, in 1958 and 1962, respectively, and the M.A.Sc. and Ph.D. degrees in electrical engineering from the University of Toronto, Toronto, ON, Canada, in 1965 and 1967, respectively.

He has been with industries in India and Canada, and was a Consultant to electrical industries in

Canada. He has taught electric machines, power electronics, and electric drive systems for over 45 years. He is currently an Emeritus Professor of Electrical and Computer Engineering with Queen's University, Kingston, ON, Canada. He has authored over 215 technical papers in electric motor drives and power electronics. He has authored two internationally acclaimed textbooks entitled *Principles of Electric Machines and Power Electronics* (Wiley, 1989, 1997, 2013) and *Thyristor DC Drives* (Wiley, 1981). His current research interests include power electronics, electric drive systems, switching power supplies, wind energy systems, digital control, and modern control techniques for power electronics and motor drive systems.

Dr. Sen is a fellow of the Engineering Institute of Canada. He was a recipient of the IEEE Industry Application Society (IAS) Outstanding Achievement Award in 2008, the IEEE-Canada Outstanding Engineering Educator Award for his outstanding contributions over four decades as a Researcher, Supervisor, Teacher, Author, and Consultant in 2006, and the IAS-IDC Prize Paper Award in 1986. As an Emeritus Professor, he continues to be active in research, supervision of graduate students, and in several IEEE societies. He is globally recognized as an authority on power electronics and motor drive systems. He has served the IEEE in various capacities, such as an Associate Editor, a Distinguished Lecturer, the Chairman of the technical committees on power electronics and energy systems, a Session Organizer, a Session Chairperson, and a Paper Reviewer. He served as the Natural Science and Engineering Research Council of Canada Scientific Liaison Officer for evaluating university-industry coordinated projects.