# A Simple Analytical Switching Loss Model for Buck Voltage Regulators 

Wilson Eberle, Zhiliang Zhang, Yan-Fei Liu, P.C. Sen<br>Queen's Power Group, www.queenspowergroup.com<br>Department of Electrical and Computer Engineering, Queen's University, Kingston, Ontario, Canada, K7L 3N6<br>wilson.eberle@ece.queensu.ca, 4zz4@queensu.ca, yanfei.liu@queensu.ca, senp@queensu.ca


#### Abstract

In this paper, a simple and accurate analytical switching loss model is proposed for high frequency synchronous buck voltage regulators. The proposed model uses simple equations to calculate the rise and fall times and uses piecewise linear approximations of the high side MOSFET voltage and current waveforms to allow quick and accurate calculation of switching loss in a synchronous buck voltage regulator. Effects of the common source inductance and other circuit parasitic inductances are included. Spice simulations are used to demonstrate the accuracy of the voltage source driver model operating in a $1 \mathbf{M H z}$ synchronous buck voltage regulator at 12 V input, 1.3 V output. Switching loss was estimated with the proposed model and measured with Spice for load current ranging from $10-30 \mathrm{~A}$, common source inductance ranging from $250-1000 \mathrm{pH}$, voltage driver supply ranging from $\mathbf{6 - 1 2 V}$.


## I. Introduction

In order to optimally design a high frequency switching converter, engineers and researchers begin their design by estimating the losses in a design file that is typically created using a spreadsheet, or other mathematical software. Device data sheet values and analytical models are used to calculate the losses. Using the loss models, many design parameters and components are compared to achieve a design with the optimal combination of efficiency and cost.
Analytical models are math based. Most often, piecewise linear turn on and turn off waveforms are used, or simplified equivalent circuits are used to derive switching loss equations. These methods yield closed form mathematical expressions that can be easily used to produce optimization curves within a design file, however the challenge is to improve accuracy while minimizing complexity. Most often, piecewise linear turn on and turn off waveforms are used, or simplified equivalent circuits are used to derive switching loss equations.
One of the most popular analytical models is the piecewise linear model presented in [1]. This model is referred to as the conventional model and is used as a benchmark later for comparison purposes with the proposed model. This model enables simple and rapid estimation of switching loss, however, the main drawback is that it neglects the switching loss dependences due to common source inductance and other circuit inductances. Typically, this model predicts that turn on and turn off loss are nearly similar in magnitude, however in a real converter operating at a high switching frequency, the model is highly inaccurate since turn off loss is much greater.
An analytical model is presented in [2]. This model is an extension of the model presented in [3], with the advantage that it provides accurate characterization of switching loss including common source inductance. The main drawback of the models in [2] and [3] is their complexity.
The synchronous buck remains the topology of choice for voltage regulators (VRs) in today's computers [4]-[7]. However, in order to properly model switching loss in a buck VR, a detailed understanding of the impact of MOSFET gate capacitance, common source inductance, other parasitic
inductance and load current on switching loss is necessary. This is most easily accomplished through careful examination of waveforms through simulation and experiments, which are included in section II following the approach presented in [8].
In section III, a new switching loss model is proposed with the goal of maintaining the relative simplicity of the very popular conventional model in [1], while improving the accuracy for high frequency synchronous buck with parasitic circuit inductances, including common source inductance. In particular, the model predicts the large decrease in turn on loss and increase turn off loss that occurs as undesired circuit parasitic inductance increases. Model verification using Spice simulation is presented in section IV.

## II. Impact of Parasitic Inductance and Load Current

A synchronous buck is illustrated in Fig. 1. In a synchronous buck VR, it is well known that the input voltage, load current and HS MOSFET gate-drain charge influence switching loss in the HS MOSFET. However, it is not well known that the inductances associated with the device packaging and PCB traces also contribute significantly to HS MOSFET switching loss. It is worth noting that with proper dead time, the SR switches with near zero switching loss.
The synchronous buck in Fig. 1 includes parasitic drain and source inductances for the high side (HS) MOSFET, $M_{1}$, and synchronous rectifier (SR) MOSFET, $M_{2}$. It can be assumed that the source inductances, $L_{s 1}$ and $L_{\mathrm{s} 2}$ are common to their respective drive signals. Any other inductance in the source that is not common to the driver is assumed to be lumped with the drain inductances, $L_{d 1}$ and $L_{d 2}$. These inductances have a significant impact on the switching loss behavior in high frequency synchronous buck voltage regulators.


Fig. 1. Synchronous buck voltage regulator with parasitic inductances
During the switching transitions, the HS MOSFET operates in the saturation (linear) mode as a dependent current source simultaneously supporting the current through the device and voltage across it. At turn on and turn off, the gate-source
voltage, $v_{g s 1}$, is held at the plateau voltage, $V_{p l}$, by the feedback mechanism provided by the voltage across the common source inductance, $v_{\text {Ls } 1}$.

Using the circuit in Fig. 1, at turn on, as the HS MOSFET current increases, $v_{L s 1}$ is positive in the direction noted, so this voltage subtracts from the $V_{c c}$ voltage applied to the gate enabling $v_{g s 1}=V_{p l}$ while the MOSFET operates in the saturation mode. At the same time, the four parasitic inductances provide a current snubbing effect, which virtually eliminates turn on switching loss enabling a near zero current switching (ZCS). During this transition, the rise time, $t_{r}$, is dictated by the gate driver's ability to charge the MOSFET gate capacitances ( $C_{i s s}$ from $V_{t h}$ to $V_{p l}$ and $C_{g d}$ to $V_{i n}$ ), which is the time for $v_{d s 1}$ to fall to zero. Then, it is assumed that this time is independent of the time it takes $i_{d s 1}$ to rise to its final value equal to the buck inductor current. i.e. after $t_{r}, i_{d s 1}$ can be less than the buck inductor current $\left(I_{o}-\Delta i_{L f}\right)$.
At turn off, as the HS MOSFET current decreases, $v_{L s 1}$ is negative in the direction noted Fig. 1, so this voltage subtracts from the low impedance source voltage (ideally zero volts) applied to the gate enabling $v_{g s 1}=V_{p l}$ while the MOSFET operates in the saturation mode. During this transition, the fall time, $t_{f}$, is the time for the HS MOSFET current to fall from the buck inductor current to zero. This time is dictated by both the gate driver's ability to discharge the MOSFET gate capacitances ( $C_{g d}$ from $V_{i n}$, and $C_{i s s}$ from $V_{p l}$ to $V_{t h}$ ) and by the four parasitic inductances, which prolong the time for $i_{d s 1}$ to fall to zero by limiting the $d i_{d s} / \mathrm{d} t$.
As alluded to in the two paragraphs above, the MOSFET and trace parasitic inductances have vastly different effects at turn on and turn off. At turn on, the inductances provide a current snubbing effect, which decreases turn on switching loss. At turn off, the inductances increase the turn off loss by prolonging the fall time, $t_{f}$. In addition, as load current increases, fall time increases, so turn off losses increase proportionally to $I_{o}{ }^{2}$ (proportional to $I_{o}$ and $t_{f}\left(I_{o}\right)$ ). In contrast, at turn on, the load current magnitude has ideally no effect on the rise time. Therefore, in real circuits, turn off loss is much greater than turn on loss.
Another important point to note from Fig. 1 is that in a real circuit, the board mounted packaged inductances are distributed within the MOSFET devices. Therefore, when probing in the lab, one only has access to the external terminals, $g_{1}, s_{1}$ ' and $d_{1}{ }^{\prime}$ for the HS MOSFET and $g_{2}, s_{2}$ ' and $d_{2}$ ' for the SR. However, the actual nodes that provide waveform information relevant to the switching loss are at the unavailable internal nodes $s_{1}$ and $d_{1}$ for the HS MOSFET. Using the plateau portion of the measured gate-source voltage, $v_{g s 1}$ ' to determine the switching loss times is misleading since the induced voltage across $L_{s 1}$ is included. Probing $v_{g s 1}$ ' in the lab, one would observe a negligible rise time at turn on, and a fall time less than one half of the actual $t_{f}$. The actual $v_{g s 1}$ waveform, which cannot be measured in a real circuit, more clearly illustrates the plateau portions in the rise and fall times.
Simulation waveforms are illustrated in Fig. 2 for a buck voltage regulator at 12 V input, 30 A load, 8 V drive voltage and 1 MHz switching frequency. Typical, parasitic inductance
values for common package types are provided by the semiconductor manufacturers in application notes [9]-[10] and range from approximately $250 \mathrm{pH}-2 \mathrm{nH}$, depending on the package type. Matched inductances of 500 pH each for the four inductances were used in the simulation. The $v_{g s 1}$ (Actual) and $v_{g s 1}$ ' (Measured; $v_{g s 1}{ }^{\prime},=v_{g s 1}+v_{L s 1}$ ) waveforms are included in Fig. 2 to demonstrate that measuring $v_{g s 1}$ ' in the lab provides an inaccurate representation of the switching times.


Fig. 2. Synchronous buck voltage regulator HS MOSFET waveforms (top: actual drain-source voltage, $v_{d s 1}$ and drain current, $i_{d s 1}$; middle: measured gate-source voltage, $v_{g s 1}$ and actual gate-source voltage (bold), $v_{g s 1}$; bottom: HS MOSFET power, $v_{d s 1} i_{d s 1}$ )
To demonstrate the effects of load current and common source inductance, experimental testing was done at a reduced frequency of 200 kHz , with the source connection cut and a wire inserted in the common source path to measure the MOSFET current. Measurement waveforms are illustrated in Fig. 3, and Fig. 4, where the load current has been increased from 0 A to 5 A . With this method, the inductance of the wire (approximately 20 nH ) is much greater than the approximate total package inductance of 1 nH , so the package inductance can be neglected allowing for measurement of $v_{g s 1}$ and $v_{d s 1}$. It is noted that as load increases, the rise time remains nearly unchanged from 20 ns to 22 ns , but the fall time increases significantly from 48ns to 96 ns . In addition, at a constant load current of 5A, as illustrated in Fig. 5, as $L_{s 1}$ increases with a longer 3 inch wire (approximately 30 nH ), $t_{r}$ remains relatively unchanged from 22ns to 24 ns , while $t_{f}$ further increases from 96 ns to 160 ns .
From knowledge of the circuit operation and observation of the experimental results presented, three important observations and conclusions can be made:

1) In a practical synchronous buck voltage regulator, turn off loss is much greater than turn on loss since the circuit inductances provide a current snubbing effect, which decreases and virtually eliminates turn on switching loss, but increases the turn off loss by prolonging the $t_{f}$.
2) $t_{r}$, is dictated by the time for the voltage to fall to zero and is independent of the final value of the current. In addition, load current has negligible impact on rise time, while common source inductance has only a small impact, since as $L_{s 1}$ increases, the current $\mathrm{d} i_{d s} / \mathrm{d} t$ decreases.
3) $t_{f}$ is dictated by the time for the current to fall to zero.

Load current, common source inductance and other circuit parasitic inductances (i.e. $L_{d 1}, L_{s 2}$, and $L_{d 2}$ ) increase $t_{f}$.


Fig. 3. Switching waveforms at 0A load and 20 nH common source inductance ( $80 \mathrm{~ns} /$ div; $v_{d s 1}: 10 \mathrm{~V} /$ div; $i_{d s 1}: 5 \mathrm{~A} / \mathrm{div} ; v_{g s 1}: 5 \mathrm{~V} / \mathrm{div}$ )


Fig. 4. Switching waveforms at 5 A load and 20 nH common source inductance ( $80 \mathrm{~ns} / \mathrm{div}$; $v_{d s 1}: 10 \mathrm{~V} / \mathrm{div} ; i_{d s 1}: 5 \mathrm{~A} / \mathrm{div} ; v_{g s 1}: 5 \mathrm{~V} / \mathrm{div}$ )


Fig. 5. Switching waveforms at 5A load with 30 nH common source inductance (80ns/div; $v_{d s 1}: 10 \mathrm{~V} / \mathrm{div} ; i_{d s 1}: 5 \mathrm{~A} / \mathrm{div} ; v_{g s 1}: 5 \mathrm{~V} / \mathrm{div}$ )

## III. Proposed Switching Loss Model

Typical switching waveforms for a synchronous buck VR are illustrated in Fig. 6. The proposed model uses the piecewise linear approximations (noted with thicker bold lines) of the switching waveforms in Fig. 6. Turn on switching loss occurs during $t_{r}$ and turn off switching loss occurs during $t_{f}$. The key to the model is prediction of the turn on current, $I_{o n}$, the rise and fall times, $t_{r}$ and $t_{f}$, the reverse recovery current, $I_{r r}$, the magnitude of the rising current slope, $\Delta i_{d s} / \Delta t$, and the current drop, $\Delta i_{1 f}$, when $v_{d s 1}$ rises to $V_{i n}$ at turn off. The goal of the proposed model is to predict the switching loss trends vs. load current, driver supply voltage, driver gate current and total circuit inductance in a simple manner.
The MOSFET parasitic capacitances are required in the model. They are estimated using the effective values [1] as follows in (1)-(5) using datasheet specification values for
$V_{d s_{-} s p e c}, C_{r s s_{-} \text {spec }}, C_{\text {oss_spec }}$ and $C_{i s s_{-} s p e c}$.

$$
\begin{align*}
& C_{g d}=2 C_{\text {rss }} \text { spec } \sqrt{\frac{V_{d s^{\text {spec }}}}{V_{\text {in }}}}  \tag{1}\\
& C_{\text {oss }}=2 C_{\text {oss_spec }} \sqrt{\frac{V_{d S_{S} \text { spec }}}{V_{\text {in }}}}  \tag{2}\\
& C_{d s}=C_{\text {oss }}-C_{g d}  \tag{3}\\
& C_{\text {iss }}=C_{\text {iss_spec }}  \tag{4}\\
& C_{g s}=C_{i s s}-C_{g d} \tag{5}
\end{align*}
$$



Fig. 6. Synchronous buck HS MOSFET waveforms with piecewise linear approximations of these waveforms in bold

## A. Turn On Switching Loss Model

Using the piecewise linear geometry for the voltage and current waveforms at turn on in Fig. 7, the turn on loss is approximated using (6). During the rise time, the average HS switch voltage is $0.5 V_{i n}$, while the average current is $0.5 I_{\text {on }}$. The linearized power loss in (6) is the product of the average voltage, average current, switching frequency and rise time. The two parameters that are key to accurate prediction of $P_{\text {on }}$ are the current at turn on, $I_{o n}$ and the rise time, $t_{r}$.


Fig. 7. Synchronous buck HS MOSFET waveforms at turn on with piecewise linear approximations

$$
\begin{equation*}
P_{o n}=0.25 V_{\text {in }} I_{o n} t_{r} f_{s} \tag{6}
\end{equation*}
$$

As discussed in section II, the rise time, $t_{r}$, is dictated by the gate driver's ability to charge the MOSFET gate capacitances, which is the time for $v_{d s 1}$ to fall to zero. This time is assumed independent of the time it takes $i_{d s 1}$ to rise to its final value. Under this assumption, the rise time consists of two intervals, $t_{1 r}$ and $t_{2 r}$ as given by (7).

$$
\begin{equation*}
t_{r}=t_{1 r}+t_{2 r} \tag{7}
\end{equation*}
$$

The HS MOSFET equivalent circuit during $t_{1 r}$ is given in Fig. 8. The gate resistance, $R_{r}$, represents the total series resistance in the gate drive path, i.e. $R_{r}=R_{h i}+R_{e x t}+R_{g}$, where $R_{h i}$ is the resistance of the driver switch, $R_{\text {ext }}$ is any external resistance and $R_{g}$ represents the internal gate resistance.


Fig. 8. Synchronous buck HS MOSFET equivalent circuit during $t_{1 r}$
During $t_{1 r}$, the $C_{g s 1}$ capacitance is charged from $V_{t h}$ to $V_{\text {plon }}$, while the gate side of $C_{g d 1}$ charges from $V_{t h}$ to $V_{p l o n}$ and the drain side of the $C_{g d 1}$ capacitance discharges from $V_{i n}$ to $V_{1 r}$. Therefore, the change in voltage across $C_{g d 1}$ during $t_{1 r}$ is [ $\left(V_{i n^{-}}\right.$ $\left.\left.V_{1 r}\right)+\left(V_{\text {plon }}-V_{t h}\right)\right]$. Then, $t_{1 r}$ is given by (8), assuming an average gate charging current $I_{g 1 r}$, where $V_{\text {plon }}$ is given by (9), and $\Delta V_{\text {gsr }}=V_{\text {plon }}-V_{\text {th }}$.

$$
\begin{gather*}
t_{1 r}=\frac{C_{g s 1} \Delta V_{g s r}+C_{g d 1}\left[\Delta V_{g s r}+\left(V_{i n}-V_{1 r}\right)\right]}{I_{g 1 r}}  \tag{8}\\
V_{p l o n}=V_{t h}+\frac{I_{o}-0.5 \Delta i_{L f}}{g_{f s}} \tag{9}
\end{gather*}
$$

The drain-source voltage during $t_{1 r}$ is given by (10), where $L_{\text {loop }}=L_{s 1}+L_{d 1}+L_{s 2}+L_{d 2}$.

$$
\begin{equation*}
v_{d s 1}=V_{\text {in }}-L_{\text {loop }} \frac{\mathrm{di} i_{d s 1}}{\mathrm{~d} t} \tag{10}
\end{equation*}
$$

Neglecting the gate current through the inductances, the rate of change of current in (10) is given by (11), which is approximated by (13) using (12) and the piecewise linear approximation of the gate-source voltage waveform during $t_{1 r}$.

$$
\begin{gather*}
\frac{\mathrm{d} i_{d s 1}}{\mathrm{~d} t}=\frac{\mathrm{d} g_{f s}\left(v_{g s 1}-V_{t h}\right)}{\mathrm{d} t}=\frac{g_{f \mathrm{~s}} v_{g s 1}}{\mathrm{~d} t}  \tag{11}\\
\frac{\mathrm{di} i_{d s}}{\mathrm{~d} t} \approx \frac{\Delta i_{d s}}{\Delta t}  \tag{12}\\
\frac{\Delta i_{d s}}{\Delta t}=\frac{g_{f s} \Delta v_{g s 1}}{\Delta t}=\frac{g_{f s} \Delta V_{g s r}}{t_{1 r}} \tag{13}
\end{gather*}
$$

Using (10)-(13), $V_{1 r}$ is given by (14).

$$
\begin{equation*}
V_{1 r}=V_{\text {in }}-L_{\text {loop }} \frac{g_{\text {fs }} \Delta V_{\text {gsr }}}{t_{1 r}} \tag{14}
\end{equation*}
$$

The driver equivalent circuit during $t_{1 r}$ is illustrated in Fig. 8. During this time interval, it is assumed that $v_{g s 1}$ is the average value of the plateau, $V_{\text {plon }}$, and threshold voltages, $V_{t h}$. In addition, in the proposed model, the slope of the drain current is assumed constant; therefore the voltage $v_{L s 1}=L_{s 1} \Delta i_{d s} / \Delta t$ is constant, so the $L_{s 1}$ inductance is replaced by an ideal voltage source in the drive circuit. The gate current is given by (15).

$$
\begin{equation*}
I_{g 1 r}=\frac{V_{c c}-0.5\left(V_{\text {plon }}+V_{t h}\right)-L_{s 1} \frac{\Delta i_{d s}}{\Delta t}}{R_{r}} \tag{15}
\end{equation*}
$$

Using (8) and (13)-(15), solving for $t_{1 r}$ yields (16), where $V_{\text {gslr }}=0.5\left(V_{\text {plon }}+V_{\text {th }}\right)$.

$$
\begin{align*}
& t_{r}=t_{1 r a}+t_{1 r b} \\
& t_{1 r a}=\frac{\Delta V_{g s r}\left(L_{s 1} g_{f s}+R_{r} C_{i s s 1}\right)}{2 V_{g s 1 r}}  \tag{16}\\
& t_{1 r b}=\frac{\sqrt{\left[\Delta V_{g s r}\left(L_{s 1} g_{f s}+R_{r} C_{i s s 1}\right)\right]^{2}+4 \Delta V_{g s r}\left(V_{c c}-V_{g s 1 r}\right) R_{r} C_{r s s 1_{-} \text {spec }} L_{\text {loop }} g_{f s}}}{2 V_{g s 1 r}}
\end{align*}
$$

Fig. 9. Driver equivalent circuit during $t_{1 r}$
During $t_{2 r}$, the gate voltage of the $C_{g d 1}$ capacitance remains constant at $V_{\text {plon }}$, while the drain of $C_{g d 1}$ is discharged by current $I_{g 2 r}$, allowing $t_{2 r}$ to be given by (17).

$$
\begin{equation*}
t_{2 r}=\frac{C_{g d 1} V_{1 r}}{I_{g 2 r}} \tag{17}
\end{equation*}
$$

The driver equivalent circuit during $t_{2 r}$ is illustrated in Fig. 9. Due to the assumed constant $\Delta i_{d s} / \Delta t$, the $L_{s 1}$ inductance is replaced by an ideal voltage source. Under these assumptions, the gate current is given by (18).


Fig. 10. Driver equivalent circuit during $t_{2 r}$

$$
\begin{equation*}
I_{g 2 r}=\frac{V_{c c}-V_{p l o n}-L_{s 1} \frac{\Delta i_{d s}}{\Delta t}}{R_{r}} \tag{18}
\end{equation*}
$$

Using (13),(14),(16),(17) and (18), solving for $t_{2 r}$ yields (19).

$$
\begin{equation*}
t_{2 r}=\frac{R_{r} C_{g d 1}\left(V_{\text {in }}-L_{\text {loop }} g_{f s} \frac{\Delta V_{\text {gsr }}}{t_{1 r}}\right)}{V_{\text {cc }}-V_{\text {plon }}-L_{s 11} g_{f s} \frac{\Delta V_{g s r}}{t_{1 r}}} \tag{19}
\end{equation*}
$$

The final step to determine the turn on loss is to estimate the current $I_{o n}$ at the end of $t_{r}$. Depending on the load current and parasitic inductances, $I_{o n}$ can require calculation of the reverse recovery current, $I_{r r}$. The waveform in Fig. 11 is used to estimate $I_{r r}$. When the HS MOSFET turns on, the SR body diode cannot reverse block, so the SR current goes negative and the HS current spikes by the same magnitude. The total reverse recovery time is $t_{r r}$. The rising slope magnitude is $\Delta i_{d s} / \Delta t$ and the reverse recovery charge is $Q_{r r}$, which represents the shaded area as given by (20). Using the geometry, the reverse recovery current as a function of $t_{r r}$ is given by (21). Then, eliminating $t_{r r}$ from (20) and (21), (23) is derived, which represents $I_{r r}$ as a function of $Q_{r r}$ and the known slope. In addition, since reverse recovery charge
increases with load current, $Q_{r r}$ is approximated using (22), where $Q_{r r_{-} s p e c}$ and $I_{r r_{-} \text {spec }}$ are the datasheet specification values.

$$
\begin{gather*}
Q_{r r}=\frac{1}{2} I_{r r} t_{r r}  \tag{20}\\
I_{r r}=\frac{\Delta I_{d s}}{\Delta t} \frac{1}{2} t_{r r}  \tag{21}\\
Q_{r r}=\frac{Q_{r r-s p e c}}{I_{r r_{-} \text {spec }}} I_{o}  \tag{22}\\
I_{r r}=\sqrt{\frac{\Delta I_{d s}}{\Delta t} Q_{r r}} \tag{23}
\end{gather*}
$$



Fig. 11. Synchronous buck HS MOSFET current waveform approximation during reverse recovery at turn on
Since the rise time is dictated by the time for the HS MOSFET voltage, $v_{d s 1}$, to fall to zero, the current at the end of $t_{r}$ can be at any value equal to, or less than the inductor current plus the reverse recovery current (i.e. $I_{o n}$ is not necessarily equal to the inductor current, as in the conventional model [1], or the inductor current plus the reverse recovery current). Therefore, the current at the end of tr is give by (24).

$$
\begin{align*}
I_{o n} & =\frac{\Delta i_{d s}}{\Delta t} t_{r} \text { if } \frac{\Delta i_{d s}}{\Delta t} t_{r}<I_{o}-0.5 \Delta i_{L f}+I_{r r}  \tag{24}\\
& =I_{o}-0.5 \Delta i_{L f}+I_{r r} \quad \text { otherwise }
\end{align*}
$$

## B. Turn Off Switching Loss Model

Using the piecewise linear geometry for the voltage and current waveforms at turn off in Fig. 12, the turn off loss is approximated using (25), which consists of two intervals with different falling current slopes during $t_{1 f}$ and $t_{2 f}$. The first component of the power loss is during $t_{1 f}$. During $t_{1 f}$, the average HS switch voltage is $(1 / 2) V_{i n}$, while the average current is $\left[I_{o f f}-(1 / 2) \Delta i_{1 f}\right]$. In the second interval, $t_{2 f}$, the average HS switch voltage is $(1 / 2)\left(V_{\text {in }}+V_{p}\right)$, while the average current is $(1 / 2)\left(I_{\text {off }}-\Delta i_{1 f}\right)$. The linearized power loss in (25) is the sum of the power in the two intervals consisting of the product of the average voltage, average current, switching frequency and fall time interval.

$$
\begin{equation*}
P_{\text {off }}=0.5 V_{\text {in }}\left(I_{\text {off }}-0.5 \Delta i_{1 f}\right) t_{1 f} f_{s}+0.25\left(V_{\text {in }}+V_{p}\right)\left(I_{\text {off }}-\Delta i_{1 f}\right) t_{2 f} f_{s} \tag{25}
\end{equation*}
$$

The parameters that are key to accurate prediction of the turn off loss are the HS MOSFET current at turn off, $I_{o f f}$, the value of the current drop, $\Delta i_{1 f}$ during the first falling slope interval $t_{1 f}$, and the duration of the second interval $t_{2 f}$ and the peak overshoot voltage of $v_{d s 1}, V_{p}$. The turn off current is the load current, $I_{o}$, plus half of the filter inductor peak-to-peak ripple current, $\Delta i_{L f}$, as:

$$
\begin{equation*}
I_{o f f}=I_{o}+0.5 \Delta i_{L f} \tag{26}
\end{equation*}
$$

The turn off loss estimated using (25) is a function of the fall time, $t_{f}$. The fall time occurs for the duration of the current falling from $I_{\text {off }}$ to zero. It is a function of the driver capability to discharge $C_{g d 1}$ and $C_{i s s}$, but in addition, it is a function of
circuit parasitic inductances which limit the falling time. It consists of two components, $t_{1 f}$ and $t_{2 f}$ as given by (27). $t_{1 f}$ is the time required to discharge the $C_{g d 1}$ capacitance by gate current $I_{g 1 f}$ as given by (28).


Fig. 12. Synchronous buck HS MOSFET waveforms at turn off with piecewise linear approximations
The driver equivalent circuit during $t_{1 f}$ is illustrated in Fig. 13. During this time interval, it is assumed that $v_{g s 1}$ remains constant at the plateau, $V_{\text {ploff. }}$ As above, the $L_{s 1}$ inductance is replaced by an ideal voltage source; however the current slope during this interval is approximated as $\Delta i_{1 f} / t_{1 f}$. Under these assumptions, the gate current is easily derived as given by (29) where $R_{f}=R_{l o}+R_{\text {ext }}+R_{g}$, and $V_{\text {ploff }}$ is given by (30).


Fig. 13. Driver equivalent circuit during $t_{1 f}$

$$
\begin{gather*}
I_{g 1 f}=\frac{V_{\text {plon }}-L_{s 1} \frac{\Delta i_{1 f}}{t_{1 f}}}{R_{f}}  \tag{29}\\
V_{\text {plon }}=V_{\text {th }}+\frac{I_{o}+0.5 \Delta i_{L f}}{g_{f s}} \tag{30}
\end{gather*}
$$

The fall time, $t_{1}$, during this interval is given by (31) using (28) and (29),

$$
\begin{equation*}
t_{1 f}=\frac{C_{g d 1} V_{\text {in }} R_{f}}{V_{\text {ploff }}-L_{s 1} \frac{\Delta i_{1 f}}{t_{1 f}}} \tag{31}
\end{equation*}
$$

In (31), the current drop, $\Delta i_{1 f}$ is unknown, so we cannot solve for $t_{1 f}$. In order to estimate $\Delta i_{1 f}$, we use the synchronous buck equivalent circuit given in Fig. 14. As previously stated, during $t_{1 f}$, the voltage across the HS switch rises linearly from
zero to $V_{i n}$. Additionally, the voltage across the synchronous rectifier drops from $V_{i n}$ to zero as the $C_{d s 2}$ and $C_{g d 2}$ capacitors discharge into the $d_{2}$ node. During this interval, the current decrease in $i_{d s 1}$ is equal to the increase in current through $C_{g d 2}$ and $C_{d s 2}$. Neglecting the drive circuits, the current drop of $\Delta i_{1 f}$ is estimated using the increase in discharging current in $C_{g d 2}$ and $C_{d s 2}$ as given by (32).


Fig. 14. Synchronous buck equivalent circuit during turn off during $t_{1 f}$

$$
\begin{equation*}
\Delta i_{1 f}=\left(C_{g d 2}+C_{d s 2}\right) \frac{V_{i n}}{t_{1 f}} \tag{32}
\end{equation*}
$$

Using (31) and (32), solving for $t_{1 f}$ yields (33).

$$
\begin{equation*}
t_{1 f}=\frac{C_{g d 1} V_{\text {in }} R_{f}+\sqrt{\left(C_{g d 1} V_{\text {in }} R_{f}\right)^{2}+4 V_{\text {ploff }} L_{s 1} V_{\text {in }}\left(C_{g d 2}+C_{d s 2}\right)}}{2 V_{\text {ploff }}} \tag{33}
\end{equation*}
$$

During $t_{2 f}$, the $C_{g s 1}$ capacitance is discharged from the plateau voltage to the threshold, while the drain side of the $C_{g d 1}$ capacitance charges from $V_{i n}$ to $V_{p}$ and the gate side of $C_{g d 1}$ discharges from $V_{\text {ploff }}$ to $V_{t h}$. Therefore, the change in voltage across $C_{g d 1}$ during $t_{2 f}$ is $\left[\left(V_{p}-V_{\text {in }}\right)+\left(V_{\text {ploff }}-V_{t h}\right)\right]$. Then, $t_{2 f}$ is given by (34), where $\Delta V_{\text {gsf }}=V_{\text {ploff }}-V_{\text {th }}$.

$$
\begin{equation*}
t_{2 f}=\frac{C_{g s 1} \Delta V_{g s f}+C_{g d 1}\left[\left(V_{p}-V_{i n}\right)+\Delta V_{g s f}\right]}{I_{g 2 f}} \tag{34}
\end{equation*}
$$

The drain-source voltage during $t_{2 f}$ is given by (35), where $L_{\text {loop }}=L_{s 1}+L_{d 1}+L_{\mathrm{s} 2}+L_{d 2}$.

$$
\begin{equation*}
v_{d s}=V_{\text {in }}+L_{\text {loop }} \frac{\mathrm{d} i_{\text {is } 1}}{\mathrm{~d} t} \tag{35}
\end{equation*}
$$

Following the approach of the approximations made in (11) and (12), the peak overshoot voltage, $V_{p}$ is given by (36).

$$
\begin{equation*}
V_{p}=V_{\text {in }}+L_{\text {loop }} \frac{g_{f s} \Delta V_{\text {gsf }}}{t_{2 f}} \tag{36}
\end{equation*}
$$

The driver equivalent circuit during $t_{2 f}$ is illustrated in Fig. 16. During this time interval, it is assumed that $V_{g s 1}$ is the average value of the plateau, $V_{\text {ploff, }}$, and threshold voltages, $V_{t h}$. As above, the $L_{s 1}$ inductance is replaced by an ideal voltage source, where the $\mathrm{d} i_{d s} / \mathrm{d} t$ is assumed constant at $I_{f} / t_{2 f}$ and $I_{f}=I_{o f f}$
$\Delta i_{1 f}$. Under these assumptions, the gate current is given by (37).

$$
\begin{equation*}
I_{g 2 f}=\frac{\frac{1}{2}\left(V_{p l}+V_{t h}\right)-L_{s 1} \frac{I_{f}}{t_{2 f}}}{R_{f}} \tag{37}
\end{equation*}
$$

Using (34), (36) and (37), solving for $t_{2 f}$ yields (38), where $V_{\text {gs2f }}=0.5\left(V_{\text {ploff }}+V_{t h}\right)$.


Fig. 15. Driver equivalent circuit during $t_{2 f}$

## IV. Model Verification

The analytical switching loss model with a voltage source drive was compared to SIMetrix Spice simulation and the conventional model in [1]. Results were calculated at 12 V input, 1 MHz switching frequency, and 10 A peak-to-peak inductor ripple $(100 \mathrm{nH}), R_{h i}=2 \Omega, R_{l o}=2 \Omega, R_{g}=1.5 \Omega, R_{\text {ext }}=0 \Omega$. Results are included in the following sub-sections for both models. MOSFET parameters: Si7860DP HS and Si7336ADP SR; $V_{\text {th }}=2 \mathrm{~V}, V_{d s_{-} \text {spec } 1}=15 \mathrm{~V}, C_{\text {rss_spec } 1}=175 \mathrm{pF}, C_{\text {oss_spec } 1}=500 \mathrm{pF}$, $C_{\text {iss_spec } 1}=1800 \mathrm{pF}$ (model).
Curves of total switching loss vs. common source inductance (assuming matched inductances; i.e. $L_{s 1}=L_{d 1}=L_{s 2}=L_{d 2}$ ) for the proposed model, Spice simulation and the conventional model are given in Fig. 16. The proposed model follows the trends of the Spice simulation results very well. The accuracy of the proposed model total switching loss is within 0.5W. In Fig. 16, it is noted that the conventional model does a very poor job predicting the total switching loss as total circuit inductance increases. In particular, at 1000 pH , the conventional model predicts 1.5 W loss, while the Spice results indicate total switching loss of 3.4 W - a difference of 1.9 W .
Curves of total switching loss vs. load current for the proposed model, Spice simulation and the conventional model are given in Fig. 17. The proposed model follows the trends of the Spice simulation results very well. The accuracy of the proposed model total switching loss is within $0.5 W$. In Fig. 17, it is noted that the conventional model does a very poor job predicting the total switching loss as the load current increases. In particular, at 30A, the conventional model predicts 2.2 W loss, while the Spice results indicate total switching loss of 4.2 W - a difference of 2.0 W .
Curves of total switching loss vs. driver supply voltage for the proposed model, Spice simulation and the conventional
model are given in Fig. 18. The proposed model follows the trends of the Spice simulation results very well. The accuracy of the proposed model total switching loss is within 0.1 W .


Fig. 16. Total switching loss at $1 \mathrm{MHz}, 12 \mathrm{~V}$ input vs. common source circuit inductance ( $V_{c c}=8 \mathrm{~V}, I_{o}=20 \mathrm{~A}$ )


Fig. 17. Total switching loss at $1 \mathrm{MHz}, 12 \mathrm{~V}$ input vs. load current $\left(V_{c c}=8 \mathrm{~V}\right.$, $\left.L_{s 1}=500 \mathrm{pH}\right)$


Fig. 18. Total switching loss at $1 \mathrm{MHz}, 12 \mathrm{~V}$ input vs. driver supply voltage ( $L_{s 1}=500 \mathrm{pH}, I_{o}=20 \mathrm{~A}$ )

## V. Conclusions

The switching loss characteristics and behavior in a high frequency synchronous buck VR have been reviewed. Following the demonstrated switching loss characteristics, a new simple and practical analytical switching loss model has been proposed for voltage source drivers. The model quickly and accurately predicts the switching loss in a high frequency synchronous buck voltage regulator. The model uses piecewise linear approximations of the actual $v_{d s 1}$ and $i_{d s 1}$ switching waveforms. The average value of the piecewise waveforms are then used to provide expressions for the turn on and turn off loss including the effects of common source inductance and other parasitic inductances.
To verify the proposed model, it was compared to Spice simulation results. It was demonstrated that the proposed model follows the trends in turn on and turn off switching loss for variations in load current, driver supply voltage and total circuit inductance. The accuracy of the proposed voltage source drive model was demonstrated to be within 0.5 W for calculation of the total switching loss.

## References

[1] L. Balogh, "Design And Application Guide for High Speed MOSFET Gate Drive Circuits," 2001 TI Power Design Seminar, slup169.pdf.
[2] Y. Ren, M. Xu, J. Zhou, and F.C. Lee, "Analytical Loss Model of Power MOSFET," IEEE Trans. Power Electronics, Vol. 21, No.2, pp. 310-319, March 2006.
[3] D.A. Grant and J. Gower, "Power MOSFET Theory and Applications," Chapter 3, New York, Wiley, 1989.
[4] Z. Yang, S. Ye and Y.F. Liu, "A New Resonant Gate Drive Circuit for Synchronous Buck Converter," IEEE Trans. Power Electronics, Vol. 22, No. 4, July 2007, pp. 1311-1320.
[5] X. Wang, I. Batarseh, S.A. Chickamenahalli, E. Standford, "VR Transient Improvement at High Slew Rate Load - Active Transient Voltage Compensator," IEEE Trans. Power Electronics, Vol. 22, No. 4, July 2007, pp. 1472-1479.
[6] Q. Zhao, G. Stojcic, "Characterization of Cdv/dt Induced Power Loss in Synchronous Buck DC-DC Converters," IEEE Trans. Power Electronics, Vol. 22, No. 4, July 2007, pp. 1505-1513.
[7] Y. Qiu, J. Sun, M. Xu, K. Lee and F.C. Lee, "Bandwidth Improvements for Peak-Current Controlled Voltage Regulators," IEEE Trans. Power Electronics, Vol. 22, No. 4, July 2007, pp. 1253-1260.
[8] A. Elbanhawy, "Buck Converter Losses Under the Microscope," Power Electronics Technology Magazine, pp. 24-32, February 2005.
[9] M. Pavier, A. Woodworth, A. Green, R. Monteiro, C. Blake, J. Chiu, "Understanding the Effects of Power MOSFET Package Parasitics on VRM Circuit Efficiency at Frequencies above 1MHz," International Rectifier Application Note, www.irf.com.
[10] J. Lee, "Package Parasitics Influence Efficiency," Power Electronics Technology Magazine, pp. 14-21, November 2005.

