# A Simple Switching Loss Model for Buck Voltage Regulators with Current Source Drive 

Wilson Eberle, Zhiliang Zhang, Yan-Fei Liu, and Paresh Sen<br>Queen's Power Group, www.queenspowergroup.com<br>Department of Electrical and Computer Engineering, Queen's University, Kingston, Ontario, Canada, K7L 3N6<br>wilson.eberle@ece.queensu.ca, zhiliang.zhang@ece.queensu.ca, yanfei.liu@queensu.ca and senp@queensu.ca


#### Abstract

A review of switching loss mechanisms for synchronous buck voltage regulators is presented. Following the review, a new simple analytical switching loss model is proposed for voltage regulators with current source drive. The model includes the impact of common source inductance and parasitic inductance on switching loss. It uses simple equations to calculate the rise and fall times and piecewise linear approximations of the MOSFET voltage and current waveforms to allow quick and accurate calculation of switching loss. Spice is used to demonstrate the accuracy of the model operating in a 1 MHz synchronous buck voltage regulator at 12 V input, 1.3 V output. Experimental results are presented to demonstrate the accuracy of the proposed model.


## I. InTRODUCTION

In order to optimally design a high frequency switching converter, engineers and researchers begin their design by estimating the losses in a design file that is typically created using a spreadsheet, or other mathematical software. Device data sheet values and analytical models are used to calculate the losses. Using the loss models, many design parameters and components are compared to achieve a design with the optimal combination of efficiency and cost.

One of the most popular analytical switching loss models is the piecewise linear model presented in [1]. This model is referred to as the conventional model and is used as a benchmark later for comparison purposes with the proposed model. This model enables simple and rapid estimation of switching loss, however, the main drawback is that it neglects the switching loss dependences due to parasitic inductances. Typically, this model predicts that turn on and turn off loss are nearly similar in magnitude, however in a real converter operating at a high switching frequency, the model is highly inaccurate since turn off loss is much larger due to parasitic inductances, so it does not predict switching loss accurately.

A comprehensive analytical switching loss model for voltage source drive is presented in [2] and a model for current source drive is presented in [3]. These models are an extension of the model presented in [4], with the advantage that they provide accurate characterization of switching loss when common source inductance is included. Common source inductance is inductance in the source lead of a power MOSFET that is common to the powertrain circuit and driver. The main drawback of the models in [2]-[4] is their complexity.

The synchronous buck remains the topology of choice for voltage regulators (VRs) in today's computers [5][10]. However, in order to properly model switching loss
in a buck VR, a detailed understanding of the impact of MOSFET gate capacitance, common source inductance, other parasitic inductance and load current on switching loss is necessary. This is most easily accomplished through careful examination of waveforms through simulation and experiments, which are included in section II following the approach presented in [5].

In section III, a new switching loss model is proposed with the goal of maintaining the relative simplicity of the very popular conventional model in [1], while improving the accuracy for high frequency synchronous buck with parasitic circuit inductances, including common source inductance. The proposed model is an extension of the model presented in [10] for the current source drivers presented in [8],[9]. These drivers are designed to operate with nearly constant current supplied to the power MOSFET gate. The advantage of this class of drivers is that they eliminate the back voltage, $v_{L s 1}$, in the gate circuit that reduces the gate current in conventional voltage source gate drivers. In particular, the model predicts the large decrease in turn on loss and increase in turn off loss that occurs as undesired circuit parasitic inductance increases.

## II. Impact of Parasitic Inductance and Load

A synchronous buck converter is illustrated in Fig. 1. It includes parasitic drain and source inductances for the HS MOSFET, $M_{1}$, and SR MOSFET, $M_{2}$. It can be assumed that the source inductances, $L_{s 1}$ and $L_{s 2}$ are common to their respective drive signals. Any other inductance in the source that is not common to the source is assumed to be lumped with the drain inductances, $L_{d l}$ and $L_{d 2}$. These inductances have a significant impact on the switching loss behavior in high frequency synchronous buck voltage regulators.


Fig. 1. Synchronous buck voltage regulator with parasitic inductances


Fig. 2. Synchronous buck voltage regulator HS MOSFET waveforms (top: actual drain-source voltage, $v_{d s l}$ and drain current, $i_{d s l}$; middle: measured gate-source voltage, $v_{g s I^{\prime}}$ and actual gatesource voltage (bold), $v_{g s l}$; bottom: HS MOSFET power, $v_{d s l} i_{d s l}$ )

During the switching transitions, the HS MOSFET operates in the saturation (linear) mode as a dependent current source simultaneously supporting the current through the device and voltage across it. At turn on and turn off, the gate-source voltage, $\nu_{g s} 1$, is held at the plateau voltage, $V_{p l}$, by the feedback mechanism provided by the voltage across the common source inductance, $v_{\text {Ls } 1}$.

Simulation waveforms are illustrated in Fig. 2 for a buck voltage regulator at 12 V input, 30 A load, 8 V drive voltage and 1 MHz switching frequency. The top curves are the HS MOSFET switch current, $i_{d s l}$ and actual drain-to-source voltage, $v_{d s l}$. The second set of curves are the $v_{g s l}$ (Actual) and $v_{g s l}$ ' (Measured; $v_{g s l^{\prime}}{ }^{\prime}=v_{g s l}+v_{L s l}$ ) waveforms, which are included to demonstrate that measuring $v_{g s l^{\prime}}$ in the lab provides an inaccurate representation of the switching times. The bottom curve is the power loss in the MOSFET, $P_{M I}=v_{d s l} i_{d s l}$. Typical, parasitic inductance values for common package types are provided by the semiconductor manufacturers in application notes [6]-[7] and range from approximately $250 \mathrm{pH}-1 \mathrm{nH}$, depending on the package type. Matched inductances of 500 pH each for the four inductances were used in the simulation.

As can be observed from the circuit in Fig. 1 and the waveforms in Fig. 2, at turn on, as the HS MOSFET current increases, $v_{L s l}$ is positive in the direction noted, so this voltage subtracts from the $V_{c c}$ voltage applied to the gate, enabling $v_{g s l}=V_{p l}$ while the MOSFET operates in the saturation mode. At the same time, the four parasitic inductances provide a current snubbing effect, which virtually eliminates turn on switching loss enabling a near zero current switching (ZCS) turn on. During this transition, the rise time, $T_{r}$, is dictated by the gate driver's ability to charge the MOSFET gate capacitances $\left(C_{i s s}\right.$ from $V_{t h}$ to $V_{p l}$ and $C_{g d}$ to $V_{i n}$ ), which is the time for $v_{d s l}$ to fall to zero. Then, it is assumed that this time is independent of the time it takes $i_{d s l}$ to rise to the buck inductor current.
At turn off, as the HS MOSFET current decreases, $v_{L s l}$
is negative in the direction noted Fig. 1, so this voltage subtracts from the low impedance source voltage (ideally zero volts) applied to the gate enabling $v_{g s l}=V_{p l}$ while the MOSFET operates in the saturation mode. During this transition, the fall time, $T_{f}$, is the time for the HS MOSFET current to fall from the buck inductor current to zero. This time is dictated by both the gate driver's ability to discharge the MOSFET gate capacitances ( $C_{g d}$ from $V_{i n}$, and $C_{i s s}$ from $V_{p l}$ to $V_{t h}$ ) and by the four parasitic inductances, which prolong the time for $i_{d s l}$ to fall to zero by limiting the $d i_{d s} / d t$.
As alluded to in the two paragraphs above, the MOSFET and trace parasitic inductances have vastly different effects at turn on and turn off. At turn on, the inductances provide a current snubbing effect, which decreases turn on switching loss. At turn off, the inductances increase the turn off loss by prolonging $T_{f}$. In addition, as load current increases, $T_{f}$ increases, so turn off losses increase proportionally to $I_{o}{ }^{2}$ (i.e. proportional to $I_{o}$ and $T_{f}\left(I_{o}\right)$ ). In contrast, at turn on, the load current magnitude has ideally no effect on the $T_{r}$. Therefore, in real circuits, turn off loss is much greater than turn on loss, which is clearly evident in the $P_{M 1}$ power loss waveform in Fig. 2.
Another important point to note from Fig. 1 and Fig. 2 is that in a real circuit, the board mounted packaged inductances are distributed within the MOSFET devices. Therefore, when probing in the lab, one only has access to the external terminals, $g_{l}, s_{1}^{\prime}$ and $d_{1}$ ' for the HS MOSFET and $g_{2}, s_{2}{ }^{\prime}$ and $d_{2}{ }^{\prime}$ for the SR. However, the actual nodes that provide waveform information relevant to the switching loss are at the unavailable internal nodes $s_{1}$ and $d_{l}$ for the HS MOSFET. Using the plateau portion of the measured gate-source voltage, $v_{g s l}$ ' to determine the switching loss times is misleading since the induced voltage across $L_{s l}$ is included. Probing $v_{g s l}$ ' in the lab, one would observe a negligible $T_{r}$ at turn on, and at turn off, $T_{f}$ less than one half of the actual $T_{f}$. The actual $v_{g s l}$ waveform, which cannot be measured in a real circuit, more clearly illustrates the plateau portions in $T_{r}$ and $T^{f}$.
To demonstrate the effects of load current and common source inductance, experimental testing was done at a reduced frequency of 200 kHz , with the source connection cut and a wire inserted in the common source path to measure the MOSFET current. Measurement waveforms are illustrated in Fig. 3, and Fig. 4, where the load current has been increased from 0 A to 5 A . With this method, the inductance of the wire (approximately 20 nH ) is much greater than the approximate total package inductance of 1 nH , so the package inductance can be neglected allowing for measurement of $v_{g s l}$ and $v_{d s l}$. As stated previously, it is noted that as load current increases from 0 to $5 \mathrm{~A}, T_{r}$ remains nearly unchanged from 20 ns to 22 ns , but $T_{f}$ increases significantly from 48 ns to 96 ns . In addition, at a constant load current of 5 A , as illustrated in Fig. 5, as $L_{s l}$ increases to 30 nH (using a longer 3 inch wire), $T_{r}$ remains relatively unchanged from 22 ns to 24 ns , while $T_{f}$ further increases from 96 ns to 160 ns


Fig. 3. Switching waveforms at 0 A load and 20 nH common source inductance $\left(80 \mathrm{~ns} /\right.$ div; $\left.v_{d s l}: 10 \mathrm{~V} / \mathrm{div} ; i_{d s l}: 5 \mathrm{~A} / \mathrm{div} ; v_{g s l}: 5 \mathrm{~V} / \mathrm{div}\right)$


Fig. 4. Switching waveforms at 5 A load and 20 nH common source inductance ( $80 \mathrm{~ns} / \mathrm{div}$; $v_{d s l}: 10 \mathrm{~V} / \mathrm{div} ; i_{d s l}: 5 \mathrm{~A} / \mathrm{div} ; v_{g s l}: 5 \mathrm{~V} / \mathrm{div}$ )


Fig. 5. Switching waveforms at 5 A load with 30 nH common source inductance ( $80 \mathrm{~ns} /$ div; $v_{d s l}: 10 \mathrm{~V} / \mathrm{div}$; $i_{d s l}: 5 \mathrm{~A} / \mathrm{div} ; v_{g s l}: 5 \mathrm{~V} / \mathrm{div}$ )


Fig. 6. Synchronous buck HS MOSFET waveforms with piecewise linear approximations of these waveforms in bold

## III. Proposed Switching Loss Model

Typical switching waveforms for a synchronous buck VR are illustrated in Fig. 6. The proposed model uses the piecewise linear approximations (noted with thicker bold lines) of the switching waveforms in Fig. 6. Turn on switching loss occurs during $T_{r}$ and turn off switching loss occurs during $T_{f}$. The key to the model is prediction of the turn on current, $I_{o n}$, the rise and fall times, $T_{r}$ and $T_{f}$, the reverse recovery current, $I_{r r}$, the magnitude of the rising current slope, $\Delta i_{d s} / \Delta t$, and the current drop, $\Delta i_{l f}$, when $v_{d s l}$ rises to $V_{i n}$ at turn off. The goal of the model is
to calculate the switching loss with respect to load current, driver gate current and total circuit inductance in a simple manner.

The MOSFET parasitic capacitances are required in the model. They are estimated using the effective values as follows in (1)-(3) using datasheet specification values for $V_{d s l_{-} s p e c}, C_{r s s l_{-} s p e c}$, and $C_{i s s I_{-} s p e c}$ [1]. The $C_{d s l}$ capacitor of the synchronous buck HS MOSFET is neglected in the proposed model.

$$
\begin{gather*}
C_{g d 1}=2 C_{\text {rss } 1 \text { _spec }} \sqrt{\frac{V_{d s 1_{\text {sppec }}}}{V_{\text {in }}}}  \tag{1}\\
C_{i s s 1}=C_{i s s 1 \_ \text {_spec }}  \tag{2}\\
C_{g s 1}=C_{i s 11}-C_{g d 1} \tag{3}
\end{gather*}
$$

In the following sub-sections, derivations of the model for the turn on and turn off switching loss are presented.

## A. Turn On Switching Loss Model

Piecewise linear turn on waveforms of $i_{d s l}, v_{d s l}, v_{g s l}$ and the power loss in $M_{1}, P_{M I}$, are provided in Fig. 7. These waveforms and knowledge of the circuit operation are used extensively in this sub-section in order to derive the turn on loss, $P_{o n}$.
By definition, $P_{o n}$, is derived using the simple integral in (4), representing the average power over one switching period.

$$
\begin{equation*}
P_{o n}=f_{s} \int_{0}^{T_{r}} v_{d s 1} i_{d s} d t \tag{4}
\end{equation*}
$$

Using the piecewise linear geometry for the voltage and current waveforms at turn on in Fig. 7, $v_{d s l}$ is given by (5) and $i_{d s}$ can be expressed by (6), allowing $P_{o n}$ to be given by (7), which evaluates to the expression given in (8).

$$
\begin{gather*}
v_{d s 1}=V_{i n}-\frac{V_{i n}}{T_{r}} t  \tag{5}\\
i_{d s}=\frac{I_{o n}}{T_{r}} t \tag{6}
\end{gather*}
$$



Fig. 7. Synchronous buck HS MOSFET waveforms at turn on with piecewise linear approximations

$$
\begin{gather*}
P_{o n}=f_{s} \int_{0}^{T_{r}}\left[\left(\frac{I_{o n}}{T_{r}} t\right)\left(V_{i n}-\frac{V_{i n}}{T_{r}} t\right)\right] d t  \tag{7}\\
P_{o n}=\frac{1}{6} V_{i n} I_{o n} T_{r} f_{s} \tag{8}
\end{gather*}
$$

The power loss in (8) is the product of $V_{i n}, I_{o n}$, fs and $T_{r}$. The turn on current, $I_{o n}$ is the HS MOSFET drain current when $v_{d s l}=0$. The two parameters that are key to accurate prediction of $P_{o n}$ are the current at turn on, $I_{o n}$ and $T_{r}$. The remainder of this sub-section provides a simple procedure to calculate $I_{o n}$ and $T_{r}$, to enable calculation of $P_{\text {on }}$.

As discussed in section II, $T_{r}$ is dictated by the gate driver's ability to charge the MOSFET gate capacitances, which is the time for $v_{d s l}$ to fall to zero. This time is assumed independent of the time it takes $i_{d s l}$ to rise to its final value. Under this assumption, $T_{r}$ consists of two intervals, $T_{1 r}$ and $T_{2 r}$.

## 1) Rise Time Interval $T_{1 r}$ : Charging $C_{g s l}$ and $C_{g d l}$

The HS MOSFET equivalent circuit during $T_{1 r}$ is given in Fig. 8. $R_{g}$ represents the internal gate resistance of the MOSFET.

During $T_{l r}$, the $C_{g s l}$ capacitance is charged from $V_{t h}$ to $V_{p l \_o n}$, while the gate side of $C_{g d l}$ charges from $V_{t h}$ to $V_{p l \_o n}$ and the drain side of the $C_{g d l}$ capacitance discharges from $V_{i n}$ to $V_{l r}$. Therefore, the change in voltage across $C_{g d l}$ during $T_{l r}$ is $\left[\left(V_{i n}-V_{l r}\right)+\left(V_{p l \_o n}-V_{t h}\right)\right]$. Then, $T_{l r}$ is given by (9), assuming an average gate charging current $I_{g} . V_{p l \_o n}$ represents the plateau voltage at turn on and is given by $(10)$, where $\Delta i_{L f}$ represents the buck output inductor ripple current. Since the peak MOSFET current at turn on is lower than at turn off, the plateau voltage at turn on differs slightly than at turn off. In (9), $\Delta V_{g s r}=V_{p l \_o n}-V_{t h}$.

$$
\begin{gather*}
T_{1 r}=\frac{C_{g s 1} \Delta V_{g s r}+C_{g d 1}\left[\Delta V_{g s r}+\left(V_{i n}-V_{1 r}\right)\right]}{I_{g}}  \tag{9}\\
V_{p l_{-o n}}=V_{t h}+\frac{I_{o}-0.5 \Delta i_{L f}}{g_{f s}} \tag{10}
\end{gather*}
$$

The drain-source voltage during $T_{1 r}$ is given by (11), where $L_{\text {loop }}=L_{s 1}+L_{d 1}+L_{s 2}+L_{d 2}$.

$$
\begin{equation*}
v_{d s 1}=V_{i n}-L_{\text {loop }} \frac{d i_{d s 1}}{d t} \tag{11}
\end{equation*}
$$



Fig. 8. Synchronous buck HS MOSFET equivalent circuit during $T_{l r}$


Fig. 9. Synchronous buck HS MOSFET equivalent circuit during $T_{2 r}$

$$
\begin{gather*}
\frac{d i_{d s 1}}{d t}=\frac{d g_{f s}\left(v_{g s 1}-V_{t h}\right)}{d t}=\frac{g_{f s} d v_{g s 1}}{d t}  \tag{12}\\
\frac{d i_{d s}}{d t} \approx \frac{\Delta i_{d s}}{\Delta t}  \tag{13}\\
\frac{\Delta i_{d s}}{\Delta t}=\frac{g_{f s} \Delta v_{g s 1}}{\Delta t}=\frac{g_{f s} \Delta V_{g s r}}{T_{1 r}} \tag{14}
\end{gather*}
$$

Using (12)-(14), the intermediate voltage, $V_{l r}$ is given by (15).

$$
\begin{equation*}
V_{1 r}=V_{\text {in }}-L_{\text {loop }} \frac{g_{f s} \Delta V_{g s r}}{T_{1 r}} \tag{15}
\end{equation*}
$$

Using (9), and (14)- (15), solving for $T_{1 r}$ yields (16).

$$
\begin{equation*}
T_{1 r}=\frac{C_{i s s 1}+\sqrt{\left(\Delta V_{g s r} C_{i s s 1}\right)^{2}+4 I_{g} \Delta V_{g s r} C_{g d 1} L_{l o o p} g_{f s}}}{2 I_{g}} \tag{16}
\end{equation*}
$$

2) Rise Time Interval $T_{2 r}$ : Charging $C_{g d l}$

The HS MOSFET equivalent circuit during $T_{2 r}$ is given in Fig. 9. During $T_{2 r}$, the gate voltage of the $C_{g d l}$ capacitance remains constant at $V_{p l_{-} o n, ~ w h i l e ~ t h e ~ d r a i n ~}^{\text {, }}$ node of $C_{g d l}$ is discharged by current $I_{g}$, allowing $T_{2 r}$ to be given by (17).

$$
\begin{equation*}
T_{2 r}=\frac{C_{g d 1} V_{1 r}}{I_{g}} \tag{17}
\end{equation*}
$$

Using (14), (15) and (17), solving for $T_{2 r}$ yields (18).

$$
\begin{equation*}
T_{2 r}=\frac{C_{g d 1}\left(V_{\text {in }}-L_{\text {loop }} g_{f s} \frac{\Delta V_{g s r}}{T_{1 r}}\right)}{I_{g}} \tag{18}
\end{equation*}
$$

The total $T_{r}$ is the sum of $T_{1 r}$ and $T_{2 r}$ as given by (19). The total turn on switching loss can be calculated using (8), (24) and (19).

$$
\begin{equation*}
T_{r}=T_{1 r}+T_{2 r} \tag{19}
\end{equation*}
$$

The final step to determine the turn on loss is to estimate the current $I_{o n}$ at the end of $T_{r}$. Depending on the load current and parasitic inductances, calculating $I_{o n}$ can require estimation of the reverse recovery current, $I_{r r}$. The waveform in Fig. 10 is used to estimate $I_{r r}$. When the HS MOSFET turns on, the SR body diode cannot reverse block, so the SR current goes negative and the HS current spikes by the same magnitude. The total reverse recovery time is $T_{r r}$. The rising slope magnitude is $\Delta i_{d s} / \Delta t$ and the reverse recovery charge is $Q_{r r}$, which represents the shaded area as given by (20). Using the geometry, the reverse recovery current as a function of $T_{r r}$ is given by (21). Then, eliminating $T_{r r}$ from (20) and (21), (23) is derived, which represents $I_{r r}$ as a function of
$Q_{r r}$ and the known slope. In addition, since reverse recovery charge increases with load current, $Q_{r r}$ is approximated using (22), where $Q_{r r_{-} \text {spec }}$ and $I_{r r_{-} \text {spec }}$ are the datasheet specification values.

$$
\begin{gather*}
Q_{r r}=\frac{1}{2} I_{r r} T_{r r}  \tag{20}\\
I_{r r}=\frac{\Delta I_{d s}}{\Delta t} \frac{1}{2} T_{r r}  \tag{21}\\
Q_{r r}=\frac{Q_{r r-s p e c}}{I_{r r-s p e c}} I_{o}  \tag{22}\\
I_{r r}=\sqrt{\frac{\Delta I_{d s}}{\Delta t} Q_{r r}} \tag{23}
\end{gather*}
$$

Since the rise time is dictated by the time for the HS MOSFET voltage, $v_{d s l}$, to fall to zero, the current at the end of $T_{r}$ can be at any value equal to, or less than the inductor current plus the reverse recovery current. Therefore, the turn on current is determined by the slope of the current at turn on multiplied by $T_{r}$ as given by the first condition in (24).

$$
\begin{align*}
I_{o n} & =\frac{\Delta i_{d s}}{\Delta t} T_{r} \text { if } \frac{\Delta i_{d s}}{\Delta t} T_{r}<I_{o}-0.5 \Delta i_{L f}+I_{r r}  \tag{24}\\
& =I_{o}-0.5 \Delta i_{L f}+I_{r r} \quad \text { otherwise }
\end{align*}
$$

The first condition holds true as long as the calculated value is less than the inductor current $\left(I_{o}-0.5 \Delta i_{L f}\right)$ plus $I_{r r}$. Under light load and/or conditions where the parasitic inductances are small, using the current slope times $T_{r}$ would yield a turn on current greater than the peak current. In this case, the current is capped at maximum value of the inductor current plus reverse recovery current as given by the second condition in (24).

## B. Turn Off Switching Loss Model

Piecewise linear turn off waveforms of $i_{d s l}, v_{d s l}, v_{g s l}$ and the power loss in $M_{1}, P_{M 1}$, are provided in Fig. 11. These waveforms and knowledge of the circuit operation are used extensively in this sub-section in order to derive the turn off loss, $P_{\text {off }}$. The turn off transition consists of two intervals, $T_{l f}$ and $T_{2 f}$.

During $T_{l f}$, the Miller capacitor, $C_{g d l}$ is discharged while $v_{g s l}$ remains at $V_{p l \_o f f}$ and $i_{d s l}$ is assumed to remain constant. In a real circuit, it is noted that $i_{d s l}$ begins to fall during $T_{l f}$, however the current slope is limited due to the discharging of the $C_{g d 2}$ and $C_{d s 2}$ capacitors of the SR. During this interval, $v_{d s l}$ increases from zero to $V_{i n}$. Therefore, from the geometry, the turn off power loss, $P_{\text {loff, }}$ during $T_{l f}$ is given by (25).

$$
\begin{equation*}
P_{1 o f f}=\frac{1}{2} V_{\text {in }} I_{\text {off }} T_{1 f} f_{s} \tag{25}
\end{equation*}
$$



Fig. 10. Synchronous buck HS MOSFET current waveform approximation during reverse recovery at turn on


Fig. 11. Synchronous buck HS MOSFET waveforms at turn off with piecewise linear approximations
During $T_{2 f}, C_{g s l}$ is discharged from $V_{p l \_o f f}$ to $V_{t h}$, while the gate node of $C_{g d l}$ is also discharged from $V_{p l o f f}$ to $V_{t h}$ and the drain node of $C_{g d l}$ is charged from $V_{i n}$ to the peak voltage at turn off, $V_{p}$. During this interval, $i_{d s l}$ falls from $I_{\text {off }}$ to zero, while $v_{d s I}$ rises from $V_{i n}$ to $V_{p}$. Using a simple integral with the procedure presented in section III, the turn off loss during $T_{2 f}$ is approximated as $P_{2 o f f}$, given by (26).

$$
\begin{equation*}
P_{2 o f f}=\left(\frac{1}{6}\left(V_{p}-V_{\text {in }}+\right) I_{\text {off }}+\frac{1}{2} V_{\text {in }} I_{\text {off }}\right) T_{2 f} f_{s} \tag{26}
\end{equation*}
$$

The total turn off loss, $P_{\text {off }}$, is the sum of $P_{\text {loff }}$ and $P_{2 o f f}$ as given by (27).

$$
\begin{equation*}
P_{o f f}=P_{1 o f f}+P_{2 o f f} \tag{27}
\end{equation*}
$$

The key parameters to accurate prediction of the turn off loss are the HS MOSFET current at turn off, $I_{o f f}$, the intervals $T_{1 f}$, and $T_{2 f}$, and the peak overshoot voltage of $v_{d s l}, V_{p}$. The turn off current is the load current, $I_{o}$, plus half of the filter inductor peak-to-peak ripple current, $\Delta i_{L f,}$, as given by (28).

$$
\begin{equation*}
I_{o f f}=I_{o}+\frac{1}{2} \Delta i_{L f} \tag{28}
\end{equation*}
$$

The plateau voltage at turn off, $V_{p l \_o f f}$, is given by (30). It differs slightly from $V_{p l \_o n}$ at turn on due to the larger switch current during the transition.

$$
\begin{equation*}
V_{p l-o f f}=V_{t h}+\frac{I_{o}+0.5 \Delta i_{L f}}{g_{f s}} \tag{29}
\end{equation*}
$$

The turn off loss estimated using (27) is a function of $T_{f}$. During $T_{f}$, the current falls from $I_{o f f}$ to zero and $v_{d s l}$ rises from zero to $V_{p}$. It is a function of the driver's capability to discharge $C_{g d l}$ and $C_{i s s l}$, but in addition, it is a function of circuit parasitic inductances which limit the current falling slope and therefore, the falling time.

1) Fall Time Interval $T_{I f:}$ Discharging $C_{g d l}$

The HS MOSFET equivalent circuit during $T_{l f}$ is given in Fig. 12. Since $i_{d s l}$ remains constant at $I_{o f f}$, the $\Delta i_{d s} / \Delta t=0$, so the parasitic inductors can be neglected. $T_{l f}$
is the time required to discharge the $C_{g d l}$ capacitance by gate current $I_{g}$ as given by (30).

$$
\begin{equation*}
T_{1 f}=\frac{C_{g d} V_{i n}}{I_{g}} \tag{30}
\end{equation*}
$$

## 2) Fall Time Interval $T_{2 \text { f: }}$ Current Falling and

 Discharging $C_{g s l}$ and $C_{g d l}$The HS MOSFET equivalent circuit during $T_{2 f}$ is given in Fig. 13. During $T_{2 f}$, the $C_{g s l}$ capacitance is discharged from $V_{p l \_o f f}$ voltage to $V_{t h}$, while the voltage at the drain side of the $C_{g d l}$ capacitance charges from $V_{i n}$ to $V_{p}$ and the voltage at the gate side of $C_{g d l}$ discharges from $V_{p l \_o f f}$ to $V_{t h}$. Therefore, the change in voltage across $C_{g d l}$ during $T_{2 f}$ is $\left[\left(V_{p}-V_{\text {in }}\right)+\left(V_{p l \_o f f} V_{t h}\right)\right]$. Then, $T_{2 f}$ is given by (31), where $\Delta V_{g s f}=V_{p l-o f f} V_{t h}$.

$$
\begin{equation*}
T_{2 f}=\frac{C_{g s 1} \Delta V_{g s f}+C_{g d 1}\left[\left(V_{p}-V_{i n}\right)+\Delta V_{g s f}\right]}{I_{g 2 f}} \tag{31}
\end{equation*}
$$

The drain-source voltage during $T_{2 f}$ is given by (32), where $L_{\text {loop }}=L_{s 1}+L_{d 1}+L_{s 2}+L_{d 2}$.

$$
\begin{equation*}
v_{d s}=V_{\text {in }}+L_{\text {loop }} \frac{d i_{d s 1}}{d t} \tag{32}
\end{equation*}
$$

Following the approach of the approximations made in (12) and (13), the peak overshoot voltage, $V_{p}$ is given by (33).

$$
\begin{equation*}
V_{p}=V_{\text {in }}+L_{\text {loop }} \frac{g_{f s} \Delta V_{g s f}}{T_{2 f}} \tag{33}
\end{equation*}
$$

Using (31) and (33), solving for $T_{2 f}$ yields (34), where $V_{g s 2 f}=0.5\left(V_{p l_{-} \text {of }}+V_{t h}\right)$.


Fig. 12. Synchronous buck HS MOSFET equivalent circuit during $T_{l f}$


Fig. 13. Synchronous buck HS MOSFET equivalent circuit during $T_{2 f}$

$$
\begin{equation*}
T_{2 f}=\frac{\Delta V_{g s f} C_{i s s 1}+\sqrt{\left(\Delta V_{g s f} C_{i s s 1}\right)^{2}+4 I_{g} \Delta V_{g s f} C_{g d 1} L_{\text {loop }} g_{f s}}}{2 I_{g}} \tag{34}
\end{equation*}
$$

$T_{f}$ is the sum of $T_{1 f}$ and $T_{2 f}$ as given by (35).

$$
\begin{equation*}
T_{f}=T_{1 f}+T_{2 f} \tag{35}
\end{equation*}
$$

C. Total Switching Loss Model

The total switching loss, given by (36).

$$
\begin{equation*}
P_{\text {tot } t_{-} s}=P_{o n}+P_{o f f} \tag{36}
\end{equation*}
$$

## IV. Simulation Results

The analytical switching loss model with a voltage source drive was compared to SIMetrix Spice simulation and the conventional model in [1]. Simulation results were conducted at 12 V input, 1 MHz switching frequency, and 10A peak-to-peak buck output inductor ripple $(100 \mathrm{nH}), R_{g}=1 \Omega$. MOSFET parameters: $M_{l}:$ Si7860DP, $g_{f s}=60 \mathrm{~S}, V_{t h}=2 \mathrm{~V}, C_{\text {iss }} I_{\text {_spec }}=1800 \mathrm{pF} \quad\left(@ V_{d s I_{\text {spec }}}=15 \mathrm{~V}\right)$, $C_{\text {oss } I_{-s p e c}}=600 \mathrm{pF} \quad\left(@ V_{d s I_{\text {spec }}}=15 \mathrm{~V}\right), \quad C_{r s s I_{\text {_spec }}}=200 \mathrm{pF}$ $\left(@ V_{\text {ds } l_{-} \text {spec }}=15 \mathrm{~V}\right)$ and $M_{2}$ : Si7336ADP SR, $Q_{r r_{-} \text {spec }}=30 \mathrm{nC}, I_{r r_{-} \text {spec }}=25 \mathrm{~A}$.
Curves of total switching loss as a function of: (a) load current, (b) driver supply current and (c) common source inductance (assuming $L_{s 1}=L_{d 1}=L_{s 2}=L_{d 2}$ ) for the proposed model, Spice simulation and the conventional model are given in Fig. 14(a)-(c). The proposed model follows the trends of the Spice simulation results very well. The accuracy of the proposed model total switching loss is within 0.5 W under all conditions.

(a)

(b)

(c)

Fig. 14. Total switching loss at $1 \mathrm{MHz}, 12 \mathrm{~V}$ input as a function of: (a) load current $\left(I_{g}=3 \mathrm{~A}, L_{s l}=250 \mathrm{pH}\right)$, (b) driver supply current ( $I_{o}=30 \mathrm{~A}$, $L_{s l}=250 \mathrm{pH}$ ) and (c) common source inductance ( $I_{g}=3 \mathrm{~A}, I_{o}=30 \mathrm{~A}$ )

## V. Experimental Results

Given the constraints on measuring actual switching loss, a method to gauge the accuracy of the proposed model is to use it in a loss analysis file that estimates the switching loss, other loss and total loss for a synchronous buck voltage regulator and compare it to the total loss in the real circuit. This analysis has been completed and the total loss in the design file has been compared to the total measured loss of the circuit. Circuit parameters: 1 MHz switching frequency; 12 V input; 1.3 V output; 330 nH buck inductor; $V_{c c}=10 \mathrm{~V}$; IRF6617 HS MOSFET: $g_{f s}=39 \mathrm{~S}, V_{t h}=1.85 \mathrm{~V}, C_{r s s} I_{-} s p=160 \mathrm{pF}\left(@ V_{d s I_{\text {spec }}}=15 \mathrm{~V}\right)$, $C_{\text {oss_spec } 1}=450 \mathrm{pF} \quad\left(@ V_{d s I_{-} \text {spec }}=15 \mathrm{~V}\right), \quad C_{\text {iss } I_{-} \text {spec }}=1300 \mathrm{pF}$ (@ $V_{d s l_{\_} \text {spec }}=15 \mathrm{~V}$ ); and IRF6691 SR MOSFET; $L_{s 1}=L_{d l}=L_{s 2}=L_{d 2}=500 \mathrm{pH}$ (model). Current source driver parameters: 3A gate current for the HS MOSFET, 1.3A gate current for the SR.

The estimated synchronous buck VR losses and model predicted switching loss as a function of load current is compared to the experimentally measured loss in Fig. 15. Good agreement is achieved between the loss predicted by the model and the actual loss of the voltage regulator, with the accuracy within 1 W over the entire load range.

A loss breakdown of the estimated losses used to generate the model predicted loss in Fig. 15 is given in Fig. 16 for 25A load current.


Fig. 15. Comparison of total loss predicted and measured for current source drive $\left(f_{s}=1 \mathrm{MHz}, V_{i n}=12 \mathrm{~V}\right.$ and $\left.V_{o}=1.3 \mathrm{~V}\right)$


## VI. CONCLUSIONS

The switching loss characteristics and behavior in a high frequency synchronous buck VR have been reviewed. Following the demonstrated switching loss characteristics, a new practical analytical switching loss model has been proposed for current source drivers. The model can accurately predict the switching loss in a high frequency synchronous buck voltage regulator using relatively simple closed-form equations. This enables engineers to use a spreadsheet design file to estimate losses in their designs.

To validate the proposed model, it was compared to Spice simulation results. It was demonstrated that the proposed model follows the trends in turn on and turn off switching loss for variations in load current, driver supply current and total circuit inductance. The accuracy of the proposed models was demonstrated to be within 0.5 W . Following the simulation results, the proposed model was used in a loss analysis file to accurately predict the total circuit loss. The total predicted circuit loss was within 1.0 W of the measured loss.

## REFERENCES

[1] L. Balogh, "Design And Application Guide for High Speed MOSFET Gate Drive Circuits," 2001 TI Power Design Seminar, slup $169 . p d f$.
[2] Y. Ren, M. Xu, J. Zhou, and F.C. Lee, "Analytical Loss Model of Power MOSFET," IEEE Trans. Power Electron., Vol. 21, No.2, Mar. 2006, pp. 310-319.
[3] Z. Zhang, W. Eberle, Z. Yang, P.C. Sen and Y.F. Liu, "Optimal Design of Resonant Gate Driver for Buck Converter Based on a New Analytical Loss Model," IEEE Trans. Power Electron., Vol. 23, No. 2. Mar. 2008, pp. 653-666.
[4] D.A. Grant and J. Gower, "Power MOSFET Theory and Applications," Chapter 3, New York, Wiley, 1989.
[5] A. Elbanhawy, "Buck Converter Losses Under the Microscope," Power Electronics Technology Magazine, Feb. 2005, pp. 24-32.
[6] M. Pavier, A. Woodworth, A. Green, R. Monteiro, C. Blake, J. Chiu, "Understanding the Effects of Power MOSFET Package Parasitics on VRM Circuit Efficiency at Frequencies above 1MHz," International Rectifier Application Note, www.irf.com.
[7] J. Lee, "Package Parasitics Influence Efficiency," Power Electronics Technology Magazine, Nov. 2005, pp. 14-21.
[8] Z. Yang, S. Ye and Y.F. Liu, "A new resonant gate drive circuit for synchronous buck converter," IEEE Trans. Power Electronics, Vol. 22, No.4, Jul. 2007, pp. 1311-1320.
[9] W. Eberle, Z. Zhang, Y.F. Liu and P.C. Sen, "A Current Source Gate Driver Achieving Switching Loss Savings and Gate Energy Recovery at $1-\mathrm{MHz}$," IEEE Trans. Power Electronics, Vol. 23, No. 2. Mar. 2008, pp. 678-691.
[10] W. Eberle, Z. Zhang, Y.F. Liu and P.C. Sen, "A Simple Switching Loss Model for High Switching Frequency DC-DC Converters," in proc. IEEE Applied Power Electronics Conf., February 2008, pp. 36-42.

Fig. 16. Loss breakdown of the losses predicted and comparison to the measured gate and total losses for current source drive $\left(f_{s}=1 \mathrm{MHz}, V_{\text {in }}=12 \mathrm{~V}\right.$ and $\left.V_{o}=1.3 \mathrm{~V}\right)$

