# A 1-MHz High-Efficiency 12-V Buck Voltage Regulator With a New Current-Source Gate Driver

Zhiliang Zhang, *Student Member, IEEE*, Wilson Eberle, *Member, IEEE*, Ping Lin, Yan-Fei Liu, *Senior Member, IEEE*, and Paresh C. Sen, *Fellow, IEEE* 

Abstract—This paper proposes a new current-source gate drive circuit for a synchronous buck converter. The proposed driver can drive two MOSFETs independently with different drive currents for optimal design. For the control MOSFET, the optimal design involves a tradeoff between switching loss reduction and drive circuit loss; while for the synchronous-rectifier MOSFET, the optimal design involves a tradeoff between body diode conduction loss and drive circuit loss. Furthermore, the new drive circuit can achieve: 1) significant switching loss reduction; 2) gate energy recovery and high gate drive voltage to reduce  $R_{DS(ON)}$ conduction losses; 3) reduced conduction loss and reverse recovery loss of the body diode; and 4) zero-voltage switching of all the drive switches. The improved driver using integrated inductors is presented with multiphase buck voltage regulators (VRs) to reduce the number of magnetic cores and the core loss. The experimental results prove that a significant efficiency improvement has been achieved. At 1.5-V output, the new driver improves the efficiency from 84% using a conventional driver to 87.3% at 20 A, and at 30 A, from 79.4% to 82.8%. Overall, the new driver approach is attractive from the standpoints of both performance and cost-effectiveness.

*Index Terms*—Current–source gate driver, microprocessor, power MOSFET, resonant gate driver, voltage regulator (VR).

#### I. INTRODUCTION

**I** N RECENT years, megahertz-voltage regulators (VRs) show significant advantages over the conventional hundreds of kilohertz VRs in terms of cost, power density, and dynamic response [1]–[3]. Due to its simplicity and low component count, the multiphase synchronous buck converter is used nearly exclusively for 12-V-input VRs to power microprocessors. However, for a 12-V input voltage, the buck VR suffers significantly from the problem of extremely low duty cycle, which results in high turn-off current, and thus, high turn-off loss at the switching frequency of 1 MHz. Furthermore, it has been

Manuscript received March 4, 2008; revised May 19, 2008. First published November 11, 2008; current version published December 9, 2008. The paper was presented at the 2008 Applied Power Electronics Conference and Exposition (APEC): A New Current-Source Gate Driver for a Buck Voltage Regulator. Recommended for publication by Associate Editor F. L. Luo.

Z. Zhang, Y.-F. Liu, and P. C. Sen are with the Department of Electrical and Computer Engineering, Queen's University, Kingston, ON K7L 3N6, Canada (e-mail: zhiliang.zhang@ece.queensu.ca; yanfei.liu@queensu.ca; senp@post.queensu.ca).

W. Eberle is with the School of Engineering, University of British Columbia, Kelowna, BC V1V 1V7, Canada (e-mail: wilson.eberle@ubc.ca).

P. Lin is with the College of Electrical Engineering, Zhejiang University, Hangzhou 310027, China, and also with the Department of Electrical and Computer Engineering, Queen's University, Kingston, ON K7L 3N6, Canada (e-mail: linping@zju.edu.cn).

Color versions of one or more of the figures in this paper are available online at http://ieeexplore.ieee.org.

Digital Object Identifier 10.1109/TPEL.2008.2005387

recognized that with a conventional voltage driver, the parasitic inductance, especially the common-source inductance, has a serious propagation effect during the switching transition, and thus, further increases the switching loss, especially turn-off loss [4].

Different approaches have been proposed to improve the efficiency of 12-V VRs, such as the tapped-inductor (TI) buck converter in [5], the soft-switching phase-shift buck (PSB) converter in [6], self-driven soft-switching buck-derived multiphase converter in [7] and [8], and the two-stage approach in [9] and [10]. These advanced topologies demonstrate significant efficiency improvements over the conventional buck VR. However, the major concern regarding these techniques is that they require an additional transformer that occupies additional space on the motherboard, which brings up the manufacturing cost and additional magnetic design efforts. The multichip module developed by Toshiba and International Rectifier (IR) uses packing integration to minimize the parasitic inductances in the buck converter to achieve high efficiency [11]–[13]. The concern with this technology is the high cost of the semiconductor technology, and that the common-source inductance still exits in the package.

Another attractive approach is the resonant gate drive technique, which was originally proposed with the objective of recovering gate energy lost in a conventional gate driver. It is interesting to note that a significant efficiency improvement has been reported recently in a cost-effective manner [14], [15].

In Section II, resonant gate drive techniques for power MOSFETs are reviewed. To solve the existing problems, a new current–source gate drive circuit is presented in Section III. An improved version of the new circuit with magnetic integration is presented in Section IV. The experimental results are reported in Section V. Finally, the conclusions and discussion are given in Section VI.

## II. REVIEW OF RESONANT GATE DRIVE TECHNIQUES

The resonant gate drive technique was originally used to recover gate drive loss for resonant power converters operating above 1 MHz (typically, 5–10 MHz) [16]–[18].

For the same reason, a self-oscillating resonant gate drive with a resonant network was used in RF power amplifiers (>30 MHz) featuring sinusoidal waveforms [19], [20]. The self-oscillating resonant gate driver (soft gating driver) is also applied to a high-frequency (>30 MHz) dc–dc converter to achieve high gate loss recovery in [21].

Different resonant drive circuit topologies have been proposed to reduce the gate loss in recent years. However, all of them suffer from at least one of the following driver specific problems:

- only suitable for low-side and ground-referenced drives [18]–[27];
- the leakage inductance with a bulky transformer or coupled inductance [24], [26], [28]–[30];
- slow turn-on or turn-off transition times, which increase both conduction and switching losses in the power MOSFET due to the gate drive current beginning at zero current [18], [23]–[26];
- 4) the inability to actively clamp the power MOSFET gate to the drive voltage during the ON time and/or to ground during the OFF time, which can lead to undesired false triggering of the power MOSFET gate, i.e., lack of *Cdv/dt* immunity [18], [23]–[28].

The self-driven scheme specially proposed for synchronousrectifier (SR) MOSFETs in [3], [7], and [31] can drive the synchronous MOSFET with high gate drive voltage (e.g., 12 V) to obtain lower  $R_{DS(ON)}$  without excessive gate drive loss using the leakage inductance of the transformer. An assessment of resonant drive techniques for use in low-power dc–dc converters is presented in [32], and a mathematical model is built to estimate the power loss of the drive circuit in [33]. However, these investigations emphasize gate energy savings with the resonant drive and concentrate on the drive topologies. Therefore, they ignore the potential switching loss savings that is much more dominant in megahertz-switching-frequency power converters.

Dual-channel low-side and dual-channel low-side–high-side resonant gate drivers have been proposed in [34]–[36], respectively. The discontinuous current resonant gate driver has also been proposed in [37] and [38]. The key to these drivers' operation is the control of the driver switches to generate either continuous or discontinuous inductor current waveforms, enabling the peak portion of the inductor current to be used to charge/discharge the power MOSFET gate as a near-constant current source. Based on an accurate analytical loss model, a significant reduction of the switching transition time and the switching loss was verified for a 1-MHz buck VR theoretically and experimentally in [14] and [15]. These gate drivers using high-level constant gate currents are also known as currentsource drivers (CSDs).

In particular, the CSD, as shown in Fig. 1, for a buck VR presented in [14] and [34], significantly reduces the switching loss since the impact of the parasitic inductances, especially common-source inductance, can be reduced significantly. This gate drive circuit features simplicity, low cost, and efficiency improvement. However, by carefully investigating the equivalent circuits of operation in [34], it is noted that driver circuit in Fig. 1 has several drawbacks.

 In a buck VR, high drive current is required for the control MOSFET to ensure fast switching speed to reduce switching loss, while low drive current is required for the synchronous MOSFET to achieve gate energy recovery. Therefore, it is beneficial to have different gate drive currents for optimal design. However, this drive circuit can provide only identical drive currents for the two MOSFETs in a buck converter.



Fig. 1. Buck VR with the resonant gate drive circuit.



Fig. 2. Equivalent circuit during switching transition.

- 2) Due to the reverse recovery of the body diode, the switching node has severe oscillation, as shown in Fig. 2. This switching node is actually in series with the level-shift capacitor of the drive circuit, which makes the circuit sensitive to the reverse recovery noise in practical applications.
- The resonant inductor current flows through the control MOSFET and synchronous MOSFET, which causes additional conduction loss.
- 4) To enhance light load efficiency, the switching frequency can be reduced or the diode emulation can be used to turn off the synchronous MOSFET to allow discontinuous conduction mode by detecting when the inductor current reaches zero. However, it is difficult to achieve these advanced features using this drive topology.

In order to solve the earlier problems and improve the driver's performance, a new current-source gate driver is introduced in the next section.

## III. PROPOSED CURRENT-SOURCE GATE DRIVER

One objective of the proposed CSD is to achieve independent drive control for the control and synchronous MOSFETs to achieve optimal performance. For the control MOSFET, the optimal design involves a tradeoff between switching loss and drive circuit loss, while for the SR MOSFET, the optimal design



Fig. 3. Buck VR with proposed CSD.



Fig. 4. Key waveforms of the new drive circuit.

involves a tradeoff between body diode conduction loss and drive circuit loss. Moreover, the drive currents should not go through the main power MOSFETs.

All the earlier features can be achieved by the proposed new drive circuit, as shown in the dotted area in Fig. 3, where  $Q_1$  is the control MOSFET and  $Q_2$  is the synchronous MOSFET in a buck converter. Fig. 4 gives the key waveforms.

# A. Principle of Operation

In Fig. 3, there are two sets of the drive circuits (CSD #1 and CSD #2), and each of them has the structure of the half-bridge topology, consisting of drive MOSFETs  $S_1$ ,  $S_2$ ,  $S_3$ , and  $S_4$ , respectively.

It is noted that the drive MOSFETs  $(S_1-S_4)$  are similar to those in a conventional driver IC, which means  $S_1-S_1$  can also be easily implemented in a driver IC with standard CMOS technology to achieve low profile and high power density with lowfootprint packages, such as the small-outline IC (SOIC) package or quad-flat no-lead (QFN) package, which are pin-to-pin compatible with the conventional driver IC. The new current–source gate driver circuit is analyzed with discrete components, and the timing is tuned using a digital complex programmable logic device (CPLD). If the drive circuit is integrated into an IC chip, the circuit timing can also be optimized.

As illustrated in Fig. 4,  $S_1$  and  $S_2$  are switched out of phase with complimentary control to drive  $Q_1$ , while  $S_3$  and  $S_4$  are switched out of phase with complimentary control to drive  $Q_2$ . With complimentary control, all the drive switches can achieve zero-voltage switching (ZVS). Driver #1 can also be regarded as a level-shift version of driver #2.  $V_{c1}$  and  $V_{c2}$  are the drive voltages, and they could use the same or independent drive voltages if desired. The diode  $D_f$  provides the path to charge  $C_f$  to the voltage of the drive voltage  $V_{c2}$ .  $C_{b1}$  and  $C_{b2}$  are the blocking capacitors.

There are six switching modes in a switching period and the equivalent circuits are given in Fig. 5 accordingly.  $D_1$ –  $D_4$  are the body diodes and  $C_1$ – $C_4$  are the intrinsic drain-tosource capacitors of  $S_1$ – $S_4$ , respectively.  $C_{gs1}$  and  $C_{gs2}$  are intrinsic gate-to-source capacitors of  $Q_1$  and  $Q_2$ , respectively. The switching transitions of charging and discharging  $C_{gs1}$  and  $C_{gs2}$  are during the interval in  $[t_0, t_2]$  and  $[t_3, t_5]$ . The peak currents  $i_{G_-Q_1}$  and  $i_{G_-Q_2}$  during  $[t_0, t_2]$  and  $[t_3, t_5]$  are constant during switching transition, which ensures fast charging and discharging of the MOSFET  $Q_1$  gate capacitor including the miller capacitor.

- Mode I [t<sub>0</sub>, t<sub>1</sub>] [Fig. 5 (a)]: Prior to t<sub>0</sub>, S<sub>2</sub> and S<sub>3</sub> conduct and the inductor current i<sub>Lr1</sub> increases in the positive direction, while i<sub>Lr2</sub> increases in the negative direction. Q<sub>2</sub> is ON. At t<sub>0</sub>, S<sub>3</sub> turns off. i<sub>Lr2</sub> charges C<sub>3</sub> and discharges C<sub>4</sub> plus C<sub>gs2</sub> simultaneously. Due to C<sub>3</sub> and C<sub>4</sub>, S<sub>3</sub> achieves zero-voltage turn off. The voltage of C<sub>3</sub> rises linearly and the voltage of C<sub>4</sub> decays linearly.
- 2) Mode 2  $[t_1, t_2]$  [Fig. 5 (b)]: At  $t_1$ ,  $v_{c3}$  rises to  $V_{c1}$  and  $v_{c4}$  decays to zero. The body diode  $D_4$  conducts and  $S_4$  turns on with zero-voltage condition. The gate-to-source voltage of  $Q_2$  is clamped to ground through  $S_4$ . At  $t_1$ ,  $S_2$  turns off.  $i_{Lr1}$  charges  $C_2$  plus the input capacitor  $C_{gs1}$  and discharges  $C_1$  simultaneously. Due to  $C_1$  and  $C_2$ ,  $S_2$  is zero-voltage turn off. The voltage of  $C_2$  rises linearly and the voltage of  $C_1$  decays linearly.
- 3) *Mode 3*  $[t_2, t_3]$  [Fig. 5 (c)]: At  $t_2$ ,  $v_{c2}$  rises to  $V_{c2}$  and  $v_{c1}$  decays to zero. The body diode  $D_1$  conducts and  $S_1$  turns on under zero-voltage condition. The gate-to-source voltage of  $Q_1$  is clamped to  $V_{c2}$  through  $S_1$ .  $i_{Lr1}$  and  $i_{Lr2}$  decrease.
- 4) Mode 4  $[t_3, t_4]$  [Fig. 5 (d)]: Before  $t_3$ ,  $i_{Lr1}$  and  $i_{Lr2}$ changed polarity. At  $t_3$ ,  $S_4$  and  $S_1$  turns off.  $i_{Lr2}$  charges  $C_4$  plus  $C_{gs2}$  and discharges  $C_3$ . Due to  $C_3$  and  $C_4$ ,  $S_4$ achieves zero-voltage turn off. The voltage of  $C_4$  rises linearly and the voltage of  $C_3$  decays linearly.  $i_{Lr1}$  charges



Fig. 5. Equivalent circuits of operation. (a)  $[t_0, t_1]$ . (b)  $[t_1, t_2]$ . (c)  $[t_2, t_3]$ . (d)  $[t_3, t_4]$ . (e)  $[t_4, t_5]$ . (f)  $[t_5, t_6]$ .

 $C_1$  and discharges  $C_2$  plus  $C_{gs1}$  simultaneously. Due to  $C_1$  and  $C_2$ ,  $S_1$  achieves zero-voltage turn off.

- 5) Mode 5  $[t_4, t_5]$  [Fig. 5(e)]: At  $t_4$ ,  $v_{c1}$  rises to  $V_{c2}$  and  $v_{c2}$  decays to zero. The body diode  $D_2$  conducts and  $S_2$  turns on with zero voltage. The gate-to-source voltage of  $Q_1$  is clamped to zero through  $S_2$ .
- 6) Mode 6  $[t_5, t_6]$  [Fig. 5 (f)]: At  $t_5$ ,  $v_{c4}$  rises to  $V_{c1}$  and  $v_{c3}$  decays to zero. The body diode  $D_3$  conducts and  $S_3$  turns on with zero voltage. The gate-to-source voltage of  $Q_2$  is clamped to  $V_{c1}$  through  $S_3$ .

## B. Advantages of the Proposed Current-Source Gate Driver

The advantages of the new drive circuit are highlighted as follows.

1) Significant Reduction of the Switching Transition Time and Switching Loss: During the switching transition  $[t_1, t_2]$  and  $[t_3, t_4]$  (see Fig. 4), the proposed CSD uses the peak portion of the resonant inductor current to drive the control MOSFET and absorbs the common-source inductance. This significantly reduces the propagation impact of the parasitics during the switching transition, which leads to a reduction of the switching transition time and the switching loss.

2) Gate Energy Recovery: CSDs, using an inductor as a current source, store energy in the inductance, which can be recovered to the driver supply voltage rail. In the proposed driver, the inductor returns its stored energy to the line during intervals  $[t_0, t_2]$  for the SR MOSFET  $Q_2$ . Energy is also returned to the driver supply during the corresponding time intervals for the control MOSFET  $Q_1$ . Owing to gate energy recovery, high gate drive voltage can be used to further reduce  $R_{\text{DS(ON)}}$  conduction losses.

3) Reduced SR Body Diode Conduction: Quick switching is also beneficial to minimize the dead time between the control and SR MOSFETs. As the gate-source voltage rises from the plateau voltage to  $V_{cc}$ , the  $R_{DS(ON)}$  of the SR is decreasing. Quick switching enables a fast transition to the minimum value of  $R_{DS(ON)}$  at  $v_{gs} = V_{cc}$ . This results in conduction loss savings and reverse recovery loss in the body diode of the SR MOSFET.

4) ZVS of the Drive Switches: Through the mode analysis, it is noted that all of the drive switches are able to achieve ZVS, which is beneficial for high frequency (i.e., >1 MHz).

5) High Noise Immunity: With the new drive circuit, the gate terminals of the buck MOSFETs ( $Q_1$  and  $Q_2$ ) are clamped to either the drive voltage source via a low-impedance path ( $S_1$  and  $S_3$  with fairly small  $R_{DS(ON)}$ ) or their source terminals ( $S_2$  and  $S_4$ ). This offers high noise immunity and leads to the alleviation of dv/dt effect to prevent Cdv/dt induced turn-on of the SR MOSFET.

#### C. Drive Circuit Loss Analysis

The two CSDs have similar driver losses, except that each operates with different peak inductor currents. With CSD #1, the drive loss includes: 1) the resistive loss and gate drive loss of drive switches  $S_1$ - $S_2$ ; 2) the loss of the resonant inductor  $L_{r1}$ ; and 3) the resistive loss caused by the internal gate mesh resistance of the power MOSFETs.

Using volt-seconds balance across the resonant inductor, the dc voltage  $v_{cb1}$  across the blocking capacitor  $C_{b1}$  is given by

$$v_{\rm Cb1} = (1 - D)V_{c2} \tag{1}$$

where D is the duty cycle of  $S_1$  and  $V_{c2}$  is the drive voltage. The blocking capacitor value is found using

$$C_{b1} = \frac{I_{\rm Lr1\_pk}}{4kV_{c1}f_s} \tag{2}$$

where k is the percent ripple on  $C_{b1}$  and  $f_s$  is the switching frequency. For example, for  $V_{c1} = 7$  V,  $I_{Lr1\_pk} = 1.5$  A, k = 5%, and  $f_s = 1$  MHz, then  $C_{b1} = 1.0 \mu$ F should be used.

The relationship of the inductor value  $L_{r1}$  and the peak inductor current  $I_{Lr1_pk}$  is given by

$$L_{r1} = \frac{V_{c1}D(1-D)}{2I_{Lr1\_pk}f_s}.$$
(3)

By choosing the proper peak inductor current (i.e., drive current for the power MOSFET), the resonant inductor value can be obtained using (3).

As observed from the principle of operation in Fig. 4, the peak current  $I_{Lr1\_pk}$  of the resonant inductor  $L_{r1}$  is the actual gate drive current for the power MOSFET and can be regarded as a constant current source. Therefore, the higher the  $I_{Lr1\_pk}$  is, the shorter the switching transition time is, and thus, more switching loss can be reduced. On the other hand, higher  $I_{Lr1\_pk}$  results in a larger rms value of the inductor circulating current  $i_{Lr1}$ , which increases the circulating current conduction loss in the drive circuit, and therefore, decreases the gate energy recovery. Therefore, it is critical to decide  $I_{Lr1\_pk}$  properly so that the maximum loss savings can be achieved. The optimal design to choose  $I_{Lr1\_pk}$  is given in Section III-D.

The inductor current waveform in Fig. 4 can be regarded as a triangular waveform since the charging/discharging time  $[t_0, t_2]$  and  $[t_3, t_5]$  are small and can be neglected. Therefore, the rms value of the inductor current  $I_{Lr1\_rms}$  is  $I_{Lr1\_pk}/\sqrt{3}$ .

The rms current flowing through  $S_1$  is given by

$$I_{s1\_rms} = I_{Lr1\_pk} \sqrt{\frac{D}{3}}.$$
 (4)

The rms current flowing through  $S_2$  is given by

$$I_{s2\_rms} = I_{Lr1\_pk} \sqrt{\frac{1-D}{3}}.$$
 (5)

Assuming that the same MOSFETs are used for  $S_1$  and  $S_2$ , the conduction loss in  $S_1$  and  $S_2$  is expressed as

$$P_{\rm cond} = I_{s1\_\rm rms}^2 R_{\rm ds(\rm ON)} + I_{s2\_\rm rms}^2 R_{\rm ds(\rm ON)}.$$
 (6)

Substituting (4) and (5) into (6) yields

$$P_{\rm cond} = \frac{1}{3} I_{\rm Lr1\_pk}^2 R_{\rm ds(ON)}.$$
 (7)

The copper loss in the inductor is expressed as

$$P_{\rm copper} = R_{\rm ac} I_{\rm Lr1\_rms}^2 \tag{8}$$

where  $R_{\rm ac}$  is the ac resistance of the inductor winding and  $I_{\rm Lr1\_rms}$  is the rms value of the inductor current.

The loss  $P_{\rm core}$  can be calculated using

$$P_{\rm core} = K_1 f^x B^y V_e \tag{9}$$

where  $K_1$  is a constant for core material, f is the frequency, B is the peak flux density, x is the frequency exponent, y is the flux density exponent, and  $V_e$  is the effective core volume [39]. These parameters are unique to each core material, which is usually provided by the inductor suppliers. In our case, since the inductor used in the experiment is the DO1608C series from Coilcraft,  $P_{\text{core}}$  can be estimated as 0.08 W through the Webbased inductor core calculator.

The total inductor loss is given by

$$P_{\rm ind} = P_{\rm copper} + P_{\rm core}.$$
 (10)

Both the charge and discharge currents flow through the internal gate mesh resistance  $R_G$  of the power MOSFET, and therefore, cause resistive loss.

The total loss dissipated in the internal resistance of  $Q_1$  during turn-on  $(t_{ON1})$  and turn-off  $(t_{OFF1})$  is expressed as

$$P_{\rm RG} = R_{G1} I_{\rm Lr\_pk1}^2 (t_{\rm ON1} + t_{\rm OFF1}) f_s$$
(11)

where  $R_{G1}$  is the internal gate resistors of  $Q_1$ .

The gate loss in  $S_1$  and  $S_2$  is given by

$$P_{\text{gate}} = 2Q_{g\_s}V_{\text{gs}\_s}f_s \tag{12}$$

where  $Q_{g_s}$  is the total gate charge of a drive switch and  $V_{g_{s_s}}$  is the drive voltage, which is typically 5 V.

Therefore, the total loss in CSD #1 is given by

$$P_{\rm Drive} = P_{\rm cond} + P_{\rm ind} + P_{\rm RG} + P_{\rm gate}.$$
 (13)

#### D. Optimal Design

One advantage of this new drive circuit is that it can drive the control and synchronous MOSFET independently with different gate currents to achieve an optimized design.

For the control MOSFET  $Q_1$ , optimal design involves a tradeoff between the switching loss and the drive circuit loss. Following the optimal design procedure using the analytical loss model in [14], the gate drive current can be decided. The sum of the switching loss and drive circuit loss can be plotted as  $P_{Q1\_Optimal}$ , and the optimal gate current  $I_{G\_Q1}$  can be determined from the graph (at the minimum point of  $P_{Q1\_Optimal}$ ). For the given application and parameters in Section V, the curves are given in Fig. 6, where the optimal gate current is 1.5 A and the resonant inductor value is 1.0  $\mu$ H using (3). In this example,  $P_{switching} = 2.3$  W and  $P_{Drive} = 0.5$  W.

The synchronous MOSFET  $Q_2$  operates with ZVS since its output capacitance is discharged to zero voltage before it turns on. Therefore, for the synchronous MOSFET, optimal design involves a tradeoff between the body diode conduction loss and gate drive loss.

The body diode conduction loss can be estimated as

$$P_{\text{body},Q2} = V_{\text{body},Q2} I_o f_s t_{\text{body}}$$
(14)

where  $t_{body}$  is the body diode conduction time, which can be estimated using (15). Equation (15) assumes that the body diode conducts during the interval when the gate voltage is between



Fig. 6. Optimization curves for the control MOSFET  $Q_1$ : power loss versus gate current.



Fig. 7. Optimization curves for the synchronous MOSFET  $Q_2$ : power loss versus gate current.

the threshold and until the gate voltage is large enough so that the  $R_{\rm DS(ON)}$  of the synchronous MOSFET is less than about 20 m $\Omega$ , which means that the voltage drop across the channel is less than the body diode drop. The values for  $Q_{g\_Q2}$  ( $V_{20 \text{ m}\Omega}$ ) and  $Q_{g\_Q2}$ ( $V_{\rm th\_Q2}$ ) can be estimated using the MOSFET manufacturer datasheets

$$t_{\rm body} = 2 \left[ \frac{Q_{gQ2}(V_{20 \ m\Omega}) - Q_{gQ2}(V_{\rm th}Q2)}{I_{gQ2}} \right].$$
(15)

Using  $P_{\text{Drive}}$  given in (13) and  $P_{\text{body}\_Q2}$  given in (14), the sum of the two loss components can be plotted as  $P_{Q2\_Optimal}$ and the optimal gate current  $I_{G\_Q2}$  can be determined from the graph (at the minimum point of  $P_{Q2\_Optimal}$ ). For the given application and parameters in the Section V, the curves are given in Fig. 7, where the optimal gate current is 1.1 A and the resonant inductor value is 1.2  $\mu$ H by using (3). In this example,  $P_{\text{Drive}} = 0.33$  W,  $P_{\text{body}\_Q2} = 0.58$  W, and  $t_{\text{body}} = 27$  ns.

Fig. 8 illustrates the loss breakdown comparison between the new CSD with the optimal design and the conventional diver. At  $V_o = 1.5$  V,  $I_o = 20$  A, and  $f_s = 1$  MHz, the most significant loss reduction is the switching loss. The turn-on loss is reduced by 0.5 W and the turn-off loss is reduced by 0.7 W. The conduction loss and the body diode loss are also reduced by 0.05 and 0.2 W, respectively. The total loss reduction is 1.45 W.



Fig. 8. Loss breakdown between the current-source gate driver and conventional gate driver.



Fig. 9. Bridge leg with the new current-source driver.

## E. Application Extension

Half-bridge (HB) converter and full-bridge (FB) converters can achieve ZVS using complimentary control and phase-shift control, respectively. However, turn-off loss still exits and can be high due to the parasitics of the main power MOSFETs. Turnoff loss therefore becomes a concern at megahertz switching frequencies.

It is noted that the proposed gate drive circuit can also be extended to drive two MOSFETs in one leg of the HB or FB topologies to achieve switching loss reduction and gate energy savings at high switching frequencies (>1 MHz), as shown in Fig. 9.

# IV. NEW CURRENT-SOURCE GATE DRIVER WITH INTEGRATED MAGNETICS

It can be observed from the waveforms of two inductor currents  $i_{Lr1}$  and  $i_{Lr2}$  in Fig. 4 that  $i_{Lr1}$  is nearly a mirror image about the time axis of  $i_{Lr2}$ . This provides good ripple cancellation effect of the magnetic flux enabling potential inductors integration.

Fig. 10 shows the proposed current-source gate driver with integrated magnetics. It is noted that the reference voltages of the two drivers do not need to be the same.



Fig. 10. Proposed current-source driver with integrated inductor.



Fig. 11. Integrated inductor structure.



Fig. 12. Flux ripple cancellation effect.

Fig. 11 illustrates an integrated inductor structure for CSD. The two resonant inductors  $(L_{r1} \text{ and } L_{r2})$  are built on the two outer legs of one E-I core with different air gaps,  $g_1$  and  $g_2$ , respectively. The fluxes  $\Phi_1$  and  $\Phi_2$  in the two outer legs generated by the two windings flow through the center leg, which is a low-reluctance magnetic path with no air gap. Though  $L_{r1}$ and  $L_{r2}$  are built on the same E-I core, there is no interaction between the two flux loops of  $\Phi_1$  and  $\Phi_2$ , and there is no coupling effect between  $L_{r1}$  and  $L_{r2}$ . Therefore, the principle of operation of the driver circuits with the integrated inductors do not change; however, the core number is reduced from two to one.

Another benefit of using integrated inductors is that the flux  $\Phi_c$  ( $\Phi_c = \Phi_1 + \Phi_2$ ) in the center leg has smaller ripple due to the flux ripple cancellation effect of the current  $i_{Lr1}$  and  $i_{Lr2}$ , as shown in Fig. 12. The smaller flux ripple helps to reduce the core losses in the center leg.



Fig. 13. Prototype photograph of the synchronous buck VR with the proposed current-source gate driver. (a) Top. (b) Bottom.

#### V. EXPERIMENTAL RESULTS AND DISCUSSION

In order to verify the advantages of the new current-source gate drive circuit, a synchronous buck converter with the proposed driver was built. The specifications are as follows: input voltage  $V_{in} = 12$  V; output voltage  $V_o = 1.5$  V; output current  $I_o = 30$  A; switching frequency  $f_s = 1$  MHz; gate driver voltage  $V_{c1} = V_{c2} = 8$  V. The PCB uses six-layer 2-oz copper. The components used in the circuit are listed as follows.

- 1) Control FET  $Q_1$ : Si7860DP (30-V *N*-channel,  $R_{DS(ON)} = 11 \text{ m}\Omega \text{ at } V_{GS} = 4.5 \text{ V}$ ).
- 2) Synchronous FET  $Q_2$ : Si7336ADP (30-V *N*-channel,  $R_{\text{DS(ON)}} = 4 \text{ m}\Omega \text{ at } V_{\text{GS}} = 4.5 \text{ V}$ ).
- 3) Drive MOSFETs  $S_1$ - $S_4$ : FDN335N (20-V *N*-channel,  $R_{\text{DS(ON)}} = 70 \text{ m}\Omega$  at  $V_{\text{GS}} = 4.5 \text{ V}$ ).
- 4) Output filter inductance:  $L_f = 330$  nH ( $R_{dc} = 1.3$  m $\Omega$ , IHLP-5050CE-01, Vishay).
- 5) Resonant inductors:  $L_{r1} = 1 \ \mu H \ (I_{pk1} = 1.5 \ A)$  and  $L_{r2} = 1.2 \ \mu H \ (I_{pk2} = 1.1 \ A)$ .

A photograph of the synchronous buck VR prototype with the new CSD is provided in Fig. 13. The driver was built using discrete components and an Altera Max II EPM240 CPLD was used to generate the driver gating signals, as shown in Fig. 13(a). The bootstrap and level-shift circuit in [14] were used for the nonground referenced switches. Surface mount (SMT) power inductors (DO1608C series) from Coilcraft are used for the resonant inductors, as shown in Fig. 13(b).

Waveforms of the gate drive signals  $v_{gs_Q1}$  (control MOSFET) and  $v_{gs_Q2}$  (synchronous MOSFET) are provided in Fig. 14. The zoomed waveforms are shown in Fig. 15. It is observed that the dead time between two gate signals is minimized to reduce the body diode conduction. It is noted that additional fixed dead time can be set to account for the threshold voltage variation at high temperature. Moreover, with full integration of the drive circuit into a drive IC, adaptive control or predictive control using logic monitoring circuitry can be used.

It is also observed that  $v_{gs\_Q1}$  is smooth and no miller plateau is observed since the miller charge is removed quickly due to the constant charging/discharging current. It is also noted that due to the gate energy recovery, 8-V drive voltage is used to reduce the  $R_{DS(ON)}$  by 25% compared to 5-V drive voltage. This translates into a reduction of the conduction loss by 25%.

Waveforms of the resonant inductor currents  $i_{Lr1}$  and  $i_{Lr2}$  are illustrated in Fig. 16 for the prototype with discrete inductors. It



Fig. 14. Gate signals  $v_{gs_Q1}$  (control FET) and  $v_{gs_Q2}$  (synchronous FET).



Fig. 15. Zoomed gate signals  $v_{\rm gs\_Q\,1}$  (control FET) and  $v_{\rm gs\_Q\,2}$  (synchronous FET).

is observed that for the control MOSFET, the optimal value of drive current  $i_{Lr1}$  is 1.5 A, while for the synchronous MOSFET, the optimal value of drive current  $i_{Lr2}$  is 1.1 A.

Waveforms of the resonant inductor currents  $i_{Lr1}$  and  $i_{Lr2}$  are illustrated in Fig. 17 for the prototype with integrated inductors. It is observed that the mirror relationship between  $i_{Lr1}$  and  $i_{Lr2}$  leads to the feasibility of inductor integration and lower core loss due to the magnetic flux cancellation effect. In addition, the integrated inductor does not change the operation of the drive circuits.

A benchmark synchronous buck converter with a UCC27222 conventional gate driver was built. The same parameters are used as the current-source gate driver. Fig. 18 illustrates the measured efficiency comparison for the current-source gate driver and the conventional gate driver at 1.5-V output. It is observed that at 20 A, the efficiency is improved from 84% to 87.3% (an improvement of 3.3%), and at 30 A, the efficiency is improved from 79.4% to 82.8% (an improvement of 3.4%). The CSD with



Fig. 16. Waveforms of resonant inductor currents (discrete resonant inductors).



Fig. 17. Waveforms of resonant inductor currents (with magnetic integration).



Fig. 18. Efficiency comparison at 1.5 V/30 A/1 MHz.

one integrated inductor achieves similar efficiency to the driver with two discrete inductors.

Fig. 19 shows the converter power loss comparison for the resonant gate driver and the conventional driver. It is noted that at a 30-A load, the proposed current-source gate driver saves approximately 2.2 W (a reduction of 23%) compared



Fig. 19. Power loss comparison at 1.5-V/ 30-A condition. (Top) Conventional driver (Conv). (Bottom) CSD.



Fig. 20. Efficiency at different output voltages.

to the conventional driver. This loss savings is significant for multiphase VRs. For example, for a five-phase VR, the total loss savings would be 11 W.

Another interesting observation is that if the power loss per phase is limited to 9.5 W, the buck converter with conventional gate drive can only provide 26-A output current, while the buck converter with the current-source gate driver can provide 30 A (an improvement of 15%). In other words, if the total output current is 120 A, we need five phases (120 A/26 A per phase) for the conventional gate driver and only four phases (120 A/30 A per phase) for the current source driver. This yields a significant potential cost savings and space savings enabling high power density.

Fig. 20 shows the measured efficiency for the CSD at different output voltages as a function of load current. It is observed that at 1.0 V/30 A, the efficiency is 79.2%, which is almost the same as 79.4% of the conventional driver at 1.5 V/30 A (see Fig. 18). Therefore, the output voltage can be reduced from 1.5 to 1.0 V using the CSD without an efficiency penalty. This is important since the VR output voltage is reducing to approach sub-1-V in the near future.

## VI. CONCLUSION

In this paper, a new current-source MOSFET gate drive circuit was proposed for a synchronous buck converter. The proposed gate driver is able to drive the control and the synchronous MOSFET independently with different drive currents, enabling optimal design.

The new drive circuit maintains the following advantages: 1) significant switching loss reduction; 2) gate energy recovery; 3) reduced conduction loss and reverse recovery loss of the body diode; and 4) ZVS for the driver switches. The improved CSD using integrated inductors was also presented to reduce the magnetic core count and the core loss due to magnetic flux cancellation.

The new drive circuit can also be used to drive the two MOSFETs in one leg of an HB converter or an FB converter to further reduce the turn-off loss at megahertz switching frequencies.

Experimental results demonstrate the advantages of the new drive circuit. A significant efficiency improvement has been achieved. At 1.5-V output, the new driver improves the efficiency from 84% using a conventional driver to 87.3% (an improvement of 3.3%) at 20 A, and at 30 A, from 79.4% to 82.8% (an improvement of 3.4%).

#### REFERENCES

- [1] Y. Ren, K. Yao, M. Xu, and F. C. Lee, "Analysis of the power delivery path from the 12-V VR to the microprocessor," *IEEE Trans. Power Electron.*, vol. 19, no. 6, pp. 1507–1514, Nov. 2004.
- [2] L. Huber, K. Hsu, M. M. Jovanovic, D. J. Solley, G. Gurov, and R. M. Porter, "1.8-MHz, 48-V resonant VRM: Analysis, design, and performance evaluation," *IEEE Trans. Power Electron.*, vol. 21, no. 1, pp. 79–88, Jan. 2006.
- [3] M. Xu, Y. Ren, J. Zhou, and F. C. Lee, "1-MHz self-driven ZVS fullbridge converter for 48-V power pod and dc/dc brick," *IEEE Trans. Power Electron.*, vol. 20, no. 6, pp. 997–1006, Sep. 2005.
- [4] Y. Ren, M. Xu, J. Zhou, and F. C. Lee, "Analytical loss model of power MOSFET," *IEEE Trans. Power Electron.*, vol. 21, no. 2, pp. 310–319, Mar. 2004.
- [5] K. Yao, M. Ye, M. Xu, and F. C. Lee, "Tapped-inductor buck converter for high-step-down dc–dc conversion," *IEEE Trans. Power Electron.*, vol. 20, no. 4, pp. 775–780, Jul. 2005.
- [6] J. Wei and F. C. Lee, "Two novel soft-switched, high frequency, high-efficiency, non-isolated voltage regulators—The phaseshift buck converter and the matrix-transformer phase-buck converter," *IEEE Trans. Power Electron.*, vol. 20, no. 2, pp. 292–299, Mar. 2005.
- [7] J. Zhou, M. Xu, J. Sun, and F. C. Lee, "A self-driven soft-switching voltage regulator for future microprocessors," *IEEE Trans. Power Electron.*, vol. 20, no. 4, pp. 806–814, Jul. 2005.
- [8] A. Ball, D. Sterk, and F. C. Lee, "The combination of thermal and electrical improvements in a 1U 100 A VRM," in *Proc. IEEE Power Electron. Spec. Conf.*, 2007, pp. 15–20.
- [9] Y. Ren, M. Xu, K. Yao, Y. Meng, and F. C. Lee, "Two-stage approach for 12-VR," *IEEE Trans. Power Electron.*, vol. 19, no. 6, pp. 1498–1506, Nov. 2004.
- [10] Y. Ren, M. Xu, Y. Meng, and F. C. Lee, "12 V VR efficiency improvement based on two-stage approach and a novel gate driver," in *Proc. IEEE Power Electron. Spec. Conf.*, 2005, pp. 2635–2641.
- [11] Y. Kawaguchi, T. Kawano, S. Ono, A. Nakagawa, and H. Takei, "Design for efficiency improvement and future prediction in multi chip module for dc-dc converter," in *Proc. IEEE Power Electron. Spec. Conf.*, 2006, pp. 1–6.
- [12] IRDCiP2003A-C: 1 MHz, 160 A, synchronous buck converter using iP2003A, Application note from international rectifier. (2004). [Online]. Available: www.irf.com/technical-info/refdesigns/irdcip2003a-c.pdf
- [13] Synchronous buck multiphase optimized LGA power block, product datasheet from international rectifier. (2005). [Online]. Available: www.irf.com/product-info/datasheets/data/ip2003a.pdf
- [14] Z. Zhang, W. Eberle, Z. Yang, Y. F. Liu, and P. C. Sen, "Optimal design of resonant gate driver for buck converter based on a new analytical loss model," *IEEE Trans. Power Electron.*, vol. 23, no. 2, pp. 653–666, Mar. 2008.

- [15] W. Eberle, Z. Zhang, Y. F. Liu, and P. C. Sen, "A high efficiency synchronous buck VRM with current source gate driver," in *Proc. IEEE Power Electron. Spec. Conf.*, 2007, pp. 21–27.
- [16] W. A. Tabisz and F. C. Lee, "Zero-voltage-switching multiresonant technique—A novel approach to improve performance of high-frequency quasi-resonant converters," *IEEE Trans. Power Electron.*, vol. 4, no. 4, pp. 450–458, Oct. 1989.
- [17] D. Maksimovic and S. Cuk, "Constant-frequency control of qusi-resonant converters," *IEEE Trans. Power Electron.*, vol. 6, no. 1, pp. 141–150, Jan. 1991.
- [18] W. A. Tabisz, P. M. Gradzki, and F. C. Lee, "Zero-voltage-switched quasi-resonant buck and flyback converters-experimental results at 10 MHz," *IEEE Trans. Power Electron.*, vol. 4, no. 2, pp. 194–204, Apr. 1989.
- [19] J. M. Rivas, R. S. Wahby, J. S. Shafran, and D. J. Perreault, "New architectures for radio-frequency dc-dc power conversion," *IEEE Trans. Power Electron.*, vol. 21, no. 2, pp. 380–393, Mar. 2006.
- [20] Y. Han, O. Leitermann, D. A. Jackson, J. M. Rivas, and D. J. Perreault, "Resistance compression networks for radio-frequency power conversion," *IEEE Trans. Power Electron.*, vol. 22, no. 1, pp. 41–53, Mar. 2007.
- [21] J. R. Warren, K. A. Rosowski, and D. J. Perreault, "Transistor selection and design of a VHF dc–dc power converter," *IEEE Trans. Power Electron.*, vol. 23, no. 1, pp. 27–37, Jan. 2008.
  [22] D. Maksimovic, "A MOS gate drive with resonant transitions," in *Proc.*
- [22] D. Maksimovic, "A MOS gate drive with resonant transitions," in Proc. IEEE Power Electron. Spec. Conf., 1991, pp. 527–532.
- [23] H. L. N. Wiegman, "A resonant pulse gate drive for high frequency applications," in *Proc. IEEE Power Electron. Spec. Conf.*, 1992, pp. 738– 743.
- [24] S. H. Weinberg, "A novel lossless resonant MOSFET driver," in *Proc. IEEE Power Electron. Spec. Conf.*, 1992, pp. 1003–1010.
- [25] J. Diaz, M. A. Perez, F. M. Linera, and F. Aldana, "A new losless power MOSFET driver based on simple dc/dc converters," in *Proc. IEEE Power Electron. Spec. Conf.*, 1995, pp. 37–43.
- [26] Y. Chen, F. C. Lee, L. Amoros, and H. Wu, "A resonant MOSFET gate driver with efficient energy recovery," *IEEE Trans. Power Electron.*, vol. 19, no. 2, pp. 470–477, Mar. 2004.
- [27] Q. Li and P. Wolfs, "The power loss optimization of a current fed ZVS two-inductor boost converter with a resonant transition gate drive," *IEEE Trans. Power Electron.*, vol. 21, no. 5, pp. 1253–1263, Sep. 2006.
- [28] K. Yao and F. C. Lee, "A novel resonant gate driver for high frequency synchronous buck converters," *IEEE Trans. Power Electron.*, vol. 17, no. 2, pp. 180–186, Mar. 2002.
- [29] Y. Ren, M. Xu, Y. Meng, and F. C. Lee, "12 V VR efficiency improvement based on two-stage approach and a novel gate driver," in *Proc. IEEE Power Electron. Spec. Conf.*, 2005, pp. 2635–2641.
- [30] B. Arntzen and D. Maksimovic, "Switched-capacitor dc/dc converters with resonant gate drive," *IEEE Trans. Power Electron.*, vol. 13, no. 5, pp. 892–902, Sep. 1998.
- [31] Y. Ren, M. Xu, J. Sun, and F. C. Lee, "A family of high power density unregulated bus converters," *IEEE Trans. Power Electron.*, vol. 20, no. 5, pp. 1045–1054, Sep. 2005.
- [32] P. Dwane, D. O' Sullivan, and M. G. Egan, "An assessment of resonant gate drive techniques for use in modern low power dc-dc converters," in *Proc. IEEE Appl. Power Electron. Conf.*, 2005, vol. 3, pp. 1572–1580.
- [33] T. Lopez, G. Sauerlaender, T. Duerbaum, and T. Tolle, "A detailed analysis of a resonant gate driver for PWM applications," in *Proc. IEEE Appl. Power Electron. Conf.*, 2003, pp. 873–878.
- [34] Z. Yang, S. Ye, and Y. F. Liu, "A new resonant gate drive circuit for synchronous buck converter," *IEEE Trans. Power Electron.*, vol. 22, no. 4, pp. 1311–1320, Jul. 2007.
- [35] Z. Yang, S. Ye, and Y. F. Liu, "New dual channel resonant gate drive circuit for low gate drive loss and low switching loss," *IEEE Trans. Power Electron.*, vol. 23, no. 3, pp. 1574–1583, May 2008.
- [36] Z. Yang, S. Ye, and Y. F. Liu, "A new dual channel resonant gate drive circuit for synchronous rectifiers," in *Proc. IEEE Appl. Power Electron. Conf.*, 2006, pp. 756–762.
- [37] W. Eberle, Y. F. Liu, and P. C. Sen, "A new resonant gate drive circuit with efficient energy recovery and low conduction loss," *IEEE Trans. Ind. Electron.*, vol. 55, no. 5, pp. 2213–2221, May 2008.
- [38] W. Eberle, Z. Zhang, Y. F. Liu, and P. C. Sen, "A current source gate driver achieving switching loss savings and gate energy recovery at 1-MHz," *IEEE Trans. Power Electron.*, vol. 23, no. 2, pp. 678–691, Mar. 2008.
- [39] N. Garcia. (2005). Determining inductor power losses, Application note from Coilcraft. [Online]. Available: http://www.coilcraft.com/appnotes. cfm



**Zhiliang Zhang** (S'03) received the B.S. and M.Sc. degrees in electrical engineering and automation from Nanjing University of Aeronautics and Astronautics, Nanjing, China, in 2002 and 2005, respectively. He is currently working toward the Ph.D. degree in power electronics in the Department of Electrical and Computer Engineering, Queen's University, Kingston, ON, Canada.

From June to September 2007, he was a Design Engineering Intern at Burlington Design Center, VT, and at Linear Technology Corporation, CA. He is the

holder of two U.S. pending patents. His current research interests include highfrequency dc–dc converters for microprocessors, novel soft-switching topologies, power IC, digital control techniques for power electronics, and currentsource gate driver techniques.

Mr. Zhang was the recipient of the Graduate Scholarship from Lite-On Technology Corporation in 2004 and the winner of the United Technologies Corporation Rong Hong Endowment in 1999.



**Wilson Eberle** (S'98–M'07) received the B.Sc., M.Sc., and Ph.D. degrees from the Department of Electrical and Computer Engineering, Queen's University, Kingston, ON, Canada, in 2000, 2003, and 2008, respectively.

From 1997 to 1999, he was an Engineering Co-Op Student at Ford Motor Company, Windsor, ON, and at Astec Advanced Power Systems, Nepean, ON. He is currently an Assistant Professor in the School of Engineering, University of British Columbia, Kelowna, BC, Canada. He is the author or coauthor of more

than 20 technical papers published in various conferences and IEEE journals. He is the holder of one U.S. pending patent. He is also the holder of international pending patents. His current research interests include high-efficiency, high-power density, low-power dc–dc converters, digital control techniques for dc–dc converters, electromagnetic interference (EMI) filter design for switching converters, and resonant gate drive techniques for dc–dc converters.

Dr. Eberle was the recipient of the Ontario Graduate Scholarship and has won awards from the Power Source Manufacturer's Association (PSMA) and the Ontario Centres of Excellence (OCE) to present papers at conferences.



**Ping Lin** was born in Fujian, China. He received the B.S., M.S., and Ph.D. degrees from the Department of Electrical Engineering, Zhejiang University, Hangzhou, China, in 1991, 1996, and 2003, respectively.

From 1996, he was a Lecturer at Zhejiang University, where he is currently an Associate Professor in the College of Electrical Engineering. He is also a Postdoctoral Researcher in the Department of Electrical and Computer Engineering, Queen's University, Kingston, ON, Canada. His current research interests

include high-frequency power conversion techniques, modeling, and control of the dc-dc converts.



**Yan-Fei Liu** (M'97–SM'94) received the B.Sc. and M.Sc. degrees from the Department of Electrical Engineering, Zhejiang University, Hangzhou, China, in 1984 and 1987, respectively, and the Ph.D. degree from the Department of Electrical and Computer Engineering, Queen's University, Kingston, ON, Canada, in 1994.

From February 1994 to July 1999, he was a Technical Advisor with the Advanced Power System Division of Astec (formerly Nortel Networks), where he was engaged in high-quality design, new products,

and technology development. Since August 1999, he has been an Associate Professor in the Department of Electrical and Computer Engineering, Queen's University at Kingston. His current research interests include digital control technologies for dc–dc switching converters and ac–dc converters with power factor correction, electromagnetic interference (EMI) filter design methodologies for switching converters, topologies and controls for high-switching frequency, low-switching loss converters, modeling and analysis of core loss and copper loss for high-frequency planar magnetics, topologies and control for voltage regulator modules (VRMs), and large-signal modeling of switching converters.

Dr. Liu was the recipient of the "Premiere's Research Excellent Award" (PREA) in 2001 and the Golden Apple Teaching Award in 2000 from Queen's University, and the 1997 Award in Excellence in Technology from Nortel.



**Paresh C. Sen** (M'67–SM'74–F'89) was born in Chittagong, Bangladesh. He received the B.Sc. degree (with honors) in physics and the M.Sc. (Tech.) degree in applied physics from the University of Calcutta, Kolkata, India, in 1958 and 1961, respectively, and the M.A.Sc. and Ph.D. degrees in electrical engineering from the University of Toronto, Toronto, ON, Canada, in 1965 and 1967, respectively.

He is currently an Emeritus Professor of electrical and computer engineering at Queen's University, Kingston, ON. He is the author or coauthor of more

than 160 research papers in the area of power electronics and drives. He is the author of two internationally acclaimed textbooks *Principles of Electric Machines and Power Electronics* (New York: Wiley, 1989, 2nd ed., 1997) and *Thyristor DC Drives* (New York: Wiley, 1981). His current research interests include power electronics, electric drive systems, switching power supplies, power factor correction circuits, modern control techniques for high-performance drive systems, and applications of fuzzy logic control in power electronics and drive systems.

Dr. Sen was an Associate Editor of the IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS (1975–1982) and the Chairman of the Technical Committees on Power Electronics (1979–1980) and Energy Systems (1980–1982) of the IEEE Industrial Electronics Society. He was a Natural Science and Engineering Research Council of Canada (NSERC) Scientific Liaison Officer, and evaluated University–Industry coordinated projects (1994–1999). He is active in research and in several IEEE societies. He was the recipient of the IEEE Canada Outstanding Engineering Educator Award in 2006 for his outstanding contributions over four decades as an author, teacher, supervisor, researcher, and consultant. He received the Prize Paper Award from the Industrial Drives Committee for technical excellence at the IEEE Industry Applications Society (IAS) Annual Meeting in 1986.