# A High-Frequency Dual-Channel Isolated Resonant Gate Driver With Low Gate Drive Loss for ZVS Full-Bridge Converters

Zhiliang Zhang, Member, IEEE, Fei-Fei Li, and Yan-Fei Liu, Fellow, IEEE

Abstract—As switching frequency increases, to reduce the gate drive loss combined with the zero-voltage-switching (ZVS) technique is meaningful for the widely used full-bridge (FB) converters. A dual-channel isolated resonant gate driver (RGD) is proposed in this paper. The proposed RGD is able to provide two isolated complementary drive signals for a pair of power MOSFETs in one bridge leg. Furthermore, the proposed RGD reduces about 79% gate drive loss compared to the conventional voltage source driver (VSD). In addition, the negative gate drive voltage provided by the proposed RGD prevents the false trigger problem in the FB converters. The comparison to the conventional VSDs demonstrates the power loss reduction achieved by the proposed RGD. The principle of operation and optimum design of the proposed RGD are given in detail. A 200-VDC input, 48-V/20-A output, and 500-kHz phase-shift ZVS FB converter with the proposed RGD was built to verify the advantages and efficiency improvement.

*Index Terms*—Full-bridge (FB), power MOSFET, resonant gate driver (RGD), zero-voltage switching (ZVS).

# I. INTRODUCTION

**I** NCREASING the switching frequency of the power converters can help to reduce the size and volume of the passive components, such as the inductors, transformers, and capacitors, so that the power density can be increased. However, as the switching frequency increases, the switching loss and gate drive loss increase proportionally [1]–[3]. In recent years, a lot of work has been done to reduce or eliminate the switching loss. The soft switching technique is one of the effective solutions to reduce the switching loss at high switching frequency. With zero-voltage switching (ZVS) or zero-current switching loss and are widely used in many applications [4]–[7]. However, the ex-

Manuscript received March 12, 2013; revised May 10, 2013; accepted July 4, 2013. Date of current version January 29, 2014. This work was supported by Natural Science Foundation of China (51007036), Natural Science Foundation of Jiangsu Province (SBK201123015), and the Priority Academic Program Development of Jiangsu Higher Education Institutions. This paper falls in the category of dc–dc power converters. Recommended for publication by Associate Editor U. K. Madawala.

Z. Zhang and F.-F. Li are with the Jiangsu Key Laboratory of New Energy Generation and Power Conversion, Nanjing University of Aeronautics and Astronautics, Nanjing 210016, China (e-mail: zlzhang@nuaa.edu.cn; ffli@nuaa.edu.cn).

Y.-F. Liu is with the Department of Electrical and Computer Engineering, Queen's University, Kingston, ON K7 L 3N6 Canada (e-mail: yanfei.liu@ queensu.ca).

Color versions of one or more of the figures in this paper are available online at http://ieeexplore.ieee.org.

Digital Object Identifier 10.1109/TPEL.2013.2272662

cessive gate drive loss may still exist and cause lower efficiency and reliability as the switching frequency increases.

In the last 20 years, resonant gate drivers (RGDs) have been proposed with the objective of recovering gate energy loss in the conventional voltage source drivers (VSDs) [8]–[11]. The basic idea of the RGDs is to utilize the LC resonance to recover the gate drive energy stored in the gate capacitance of the power MOSFET. The review on the RGD topologies concentrating on gate energy recovery efficiency has been reported in [12] and [13]. The general circuit model and design method of the RGDs are proposed in [14]. A high-speed RGD with controlled peak gate voltage is proposed for the Silicon Carbide (SiC) MOSFETs in [15]. An assessment of the RGD techniques for use in low-power dc/dc converters is presented in [16], and the mathematical model is built to estimate the power loss of the drive circuit in [17]. However, there was little work reported on the RGDs suitable for the FB converters to reduce the excessive gate drive loss with the ZVS technique at high switching frequency.

Most of the reported RGDs can be classified into three categories when applied to a ZVS FB converter:

- The RGDs designed for one single power MOSFET [18]–[24]. To drive an FB converter, four sets of these RGDs are needed, which increases the complexity and cost significantly. The RGDs in [22]–[24] can provide the negative gate drive voltage to prevent the false trigger problem caused by fast *dv/dt* during the turn-off transition. Though the RGD in [22] can provide the negative gate drive voltage, the amplitude of the gate-to-source voltage is affected by the resonant components seriously. Compared to [23], the RGD proposed in [24] is more concise and can recover more gate drive energy.
- 2) The RGDs designed for two ground-sharing power MOSFETs [25], [26]. Basically, these RGDs are only able to drive two power MOSFETs sharing the same ground and not applicable to the power MOSFETs in one bridge leg. These RGDs are not suitable for the FB converter with the floating ground.
- 3) The RGDs designed for two power MOSFETs in one bridge leg [27]–[29]. These RGDs can reduce the complexity of the drive circuits in the FB converters. However, the level-shift circuit in the RGD is prone to noise and may lead to the shoot-through problem in the FB converter [27]. In [28], the power MOSFET gate terminal is not actively clamped high or low, which results in lower noise immunity. In [29], the resonant inductor of the RGD



Fig. 1. Conventional VSD for a single MOSFET.

suffers the input voltage. When the input voltage becomes high, the resonant inductance should have to increase significantly, which is not suitable for the FB converters. Furthermore, this type of the RGDs cannot provide the negative gate drive voltage to prevent the false trigger in the FB converters.

Based on the above analysis, the desired RGD for an FB converter should have the following characteristics: 1) recover the gate drive energy with high efficiency; 2) is able to drive two power MOSFETs in one bridge leg as dual-channel drivers with low components count and low cost; and 3) provide the negative gate drive voltage to prevent the false trigger with high reliability.

The objective of the paper is to propose a dual-channel isolated RGD solution suitable for the FB converters with the above advantages. The proposed RGD is able to drive two MOSFETs in one bridge leg with the controlled dead time, which leads to the simplicity and low cost. The negative gate drive voltage ensures high reliability of the turn-off status to avoid the fast dv/dt problem over the previously proposed RGDs. These benefits make the proposed one suitable for the FB converters. Section II presents the review of the gate drive circuits. Section III presents the proposed isolated RGD and its principle of operation. Section IV presents the loss analysis and the optimal design for the proposed RGD. Section V gives the comparison between the proposed RGD and previous gate drive circuits. The simulation results are also provided in Section VI. Section VII contains the experimental results and discussion. Section VIII draws the conclusion.

## II. REVIEW OF GATE DRIVE CIRCUITS

#### A. Conventional VSDs for the FB Converters

Fig. 1 shows the conventional VSD in the FB configuration for a single power MOSFET. In this circuit,  $S_1-S_4$  are the drive switches,  $R_{ext}$  is the external resistance,  $R_g$  is the gate mesh resistance,  $C_{g_-Q}$  represents the input capacitance of the power MOSFET Q,  $i_g$  is the gate current, and  $v_{gs}$  is the gateto-source voltage. When  $S_1$  and  $S_4$  are ON,  $v_{gs}$  is equal to  $V_c$ and the power MOSFET Q is ON. When  $S_2$  and  $S_3$  are ON,  $v_{gs}$  is equal to  $-V_c$  and Q is OFF. However, during the turnoff transition, the electric charge  $2C_{g_-Q}V_c^2$  provided by the dc power supply is completely dissipated in the resistors  $R_{ext}$  and  $R_g$ . Furthermore, as the switching frequency increases, the drive power consumption increases proportionally.



Fig. 2. Transformer-coupled VSD for two MOSFETs in one bridge leg.



Fig. 3. Dual-channel RGD proposed in [29].

For the FB converters, the conventional transformer-coupled VSD shown in Fig. 2 is widely used.  $S_1-S_4$  are the drive switches,  $D_1-D_4$  are the freewheel diodes,  $R_{\text{ext1}}$  and  $R_{\text{ext2}}$  are the external resistors, and  $R_{g1}$  and  $R_{g2}$  are the gate mesh resistance. This VSD has the ability to drive two power MOSFETs in one bridge leg with isolation, leading to the low complexity and high reliability. Unfortunately, in this VSD, the energy provided to drive the power MOSFETs still dissipates totally in the resistors  $R_{g1}$ ,  $R_{\text{ext1}}$ ,  $R_{g2}$ , and  $R_{\text{ext2}}$ .

### B. Candidates of the RGDs for the FB Converters

Most of the reported RGD topologies are for nonisolated application. However, the FB converters require isolated gate drivers. Among these topologies, the RGDs proposed in [24] and [29] have respective advantages in the FB converter applications. It should be interesting to investigate these two RGDs particularly.

Fig. 3 shows the dual-channel RGD proposed in [29]. In this circuit,  $Q_1$  is the high-side switch and  $Q_2$  is the low-side switch. The capacitance  $C_2$  and diode  $D_1$  form a charge pump circuit. This dual-channel RGD can recover more than 50% of the conventional gate drive loss. However, the disadvantages of this RGD are as follows: 1) the input voltage is applied across the resonant inductance entirely. When the input voltage increases, the inductance has to be increased to guarantee the normal operation of the RGD. Therefore, this dual-channel RGD is only suitable for the low-voltage applications: 2) the dual-channel RGD cannot provide negative gate drive voltage, which may cause false trigger problem in the FB converters; 3) this dual-channel RGD only provides two nonisolated drive signals, so it is not suitable to drive the half-bridge (HB) and FB converters in high-power applications; and 4) the current of the resonant



Fig. 4. RGD proposed in [24]. (a) Schematic. (b) Equivalent circuit.



Fig. 5. Proposed isolated RGD.

inductance  $L_r$  is continuous, which increases the conduction loss of the drive circuit itself.

On the other hand, the RGD in [24] can overcome the disadvantages of the dual-channel RGD in [29], but this RGD has its own limitation when applied to the FB converters. Fig. 4(a) shows the proposed RGD in [24].  $S_1-S_4$  are drive switches and  $L_r$  is the resonant inductor. Fig. 4(b) shows the equivalent circuit of the RGD in [24].  $C_{g_Q}$  represents the input capacitance of the power MOSFET Q.  $v_a$  is the controllable voltage source decided by the drive switches  $S_1 - S_4$ . This RGD utilizes the series LC resonance to recycle the electric charge stored in  $C_{q_Q}$ . However, it is designed for one single MOSFET. Each gate-driving circuit requires four drive switches  $(S_1 - S_4)$  and an independent dc power supply (i.e.,  $V_c$ ). It should be noted that in one bridge leg, two MOSFETs do not share the same ground, and therefore, two independent dc power supplies are required if this RGD is used. As a result, in an FB converter, two bridge legs require 16 drive switches and four independent dc power supplies with many auxiliary components. This increases the complexity and cost significantly, and thus results in the low reliability. The further comparison between this RGD in [24] and the proposed dual-channel isolated RGD in this paper is given in Section V.

# III. PROPOSED RGD FOR FB CONVERTERS AND PRINCIPLE OF OPERATION

To overcome the drawbacks of the above circuits, the proposed isolated RGD is shown in Fig. 5. The circuit consists of four drive switches  $S_1-S_4$ , the drive transformer  $T_r$ , and two resonant inductors  $L_{r1}$  and  $L_{r2}$ .  $L_{r1}$  and  $L_{r2}$  can be the leakage inductance of the transformer.  $Q_1$  is the high-side switch and  $Q_2$  is the low-side switch in one bridge leg.

The gate waveforms of four drive switches,  $S_1-S_4$ , the voltage between A and B,  $u_{AB}$ , the primary-side current,  $i_p$ , along



Fig. 6. Key waveforms of the proposed RGD.

with the resonant inductor current, and the gate-to-source voltages  $v_{gs\_Q1}$ ,  $v_{gs\_Q2}$  are illustrated in Fig. 6.  $S_1$  and  $S_2$ ,  $S_3$  and  $S_4$ are switched out of phase with the complementary control, respectively. It is observed that the pulsewidth of  $u_{AB}$  is controlled by the switching status of the four drive switches  $S_1-S_4$ .  $i_{L1}$ and  $i_{L2}$  are the resonant current through  $L_{r1}$  and  $L_{r2}$ , respectively. The value of  $i_p$  is the summation of the absolute values of  $i_{L1}$  and  $i_{L2}$ . The inductor current  $i_{L1}$ ,  $i_{L2}$ , i.e., the gate current of power MOSFET, is sinusoidal and discontinuous, which reduces the additional conduction loss. The proposed RGD turns the MOSFETs ON and OFF by using the resonant current injected into the input capacitance as shaded during  $[t_1, t_2]$  and  $[t_3, t_4]$ . Moreover, the gate-to-source voltages  $v_{gs\_Q1}$  and  $v_{gs\_Q2}$ are complementary and sinusoidal during the switching transition.

The operation principle of the proposed RGD includes four operating modes during one period as illustrated in Fig. 7(a) and (d).  $C_{g_{-}Q_{1}}$  and  $C_{g_{-}Q_{2}}$  represent the input capacitance of power MOSFETs  $Q_{1}$  and  $Q_{2}$ , respectively. Initially, it is assumed that  $Q_{1}$  is OFF and  $Q_{2}$  is ON before  $t_{0}$  as shown in Fig. 7(a).

Mode 1 [ $t_0$ ,  $t_1$ ]:  $S_2$  and  $S_3$  conduct during this interval as illustrated in Fig. 7(a). The voltage between A and B,  $u_{AB}$ , is clamped to  $-V_c$ . As the ratio of the drive transformer is 1:1, the value of the gate-to-source voltage  $v_{gs\_Q1}$  is initially charged at  $-V_c$ . This negative gate drive voltage prevents the false trigger due to the fast dv/dt problem in the FB converter. As the polarities of the secondary windings are opposite for the power MOSFETs  $Q_1$  and  $Q_2$ , the gate-to-source voltage  $v_{gs\_Q2}$ is initially charged at  $V_c$ , and  $Q_2$  is ON during this interval.

Mode 2  $[t_1, t_2]$ : At  $t_1$ , since the resonant current starts from  $i_{Lr1} = i_{Lr2} = i_p = 0$ ,  $S_3$  turns OFF with ZCS and  $S_4$  turns ON with ZCS. The voltage  $u_{AB} = 0$  and the voltage of the secondary windings is clamped to zero. With the initial electrostatic energy stored in the input capacitance, the resonance between  $C_{g_-Q_1}$ 



Fig. 7. Equivalent circuits during the switching period. (a)  $[t_0, t_1]$ . (b)  $[t_1, t_2]$ . (c)  $[t_2, t_3]$ . (d)  $[t_3, t_4]$ .

and  $L_{r1}$  and  $C_{g_{-}Q_{2}}$  and  $L_{r2}$  starts, respectively, as illustrated in Fig. 7(b). It is observed that the drive current circulates among  $S_{2}$  and  $S_{4}$ ,  $L_{r1}$  and  $C_{g_{-}Q_{1}}$ , and  $L_{r2}$  and  $C_{g_{-}Q_{2}}$ , and no current flows through the dc power supply  $V_{c}$ . Therefore, the power supply provides no electric power to the gate drive circuit theoretically during the switching transition, which indicates that the gate drive loss is reduced significantly by the proposed RGD. During this interval, the power MOSFETs  $Q_{1}$  and  $Q_{2}$  operate in the complementary mode. At  $t_{2}$ ,  $v_{gs_{-}Q_{1}}$  reaches  $V_{c}$  and  $v_{gs_{-}Q_{2}}$ reaches  $-V_{c}$ . So  $Q_{1}$  turns ON and  $Q_{2}$  turns OFF at the end of this interval.

*Mode 3* [ $t_2$ ,  $t_3$ ]: At  $t_2$ , since the resonant transition ends when  $i_{Lr1} = i_{Lr2} = i_p = 0$ ,  $S_2$  turns OFF with ZCS and  $S_1$  turns ON with ZCS. As the voltage  $u_{AB}$  is clamped to  $V_c$ , the voltage  $v_{gs\_Q1}$  is actively clamped to  $V_c$ , and  $v_{gs\_Q2}$  is actively clamped to  $-V_c$  as illustrated in Fig. 7(c). Therefore,  $v_{gs\_Q1} = V_c$  and  $v_{gs\_Q2} = -V_c$  remain unchanged during this interval. Therefore, this interval can be set to adjust the duty cycle.

Mode 4 [ $t_3$ ,  $t_4$ ]: At  $t_3$ , the resonant current starts from  $i_{Lr1} = i_{Lr2} = i_p = 0$ .  $S_1$  turns OFF with ZCS and  $S_2$  turns ON with ZCS. This interval, as illustrated in Fig. 7(d), is similar to operation Mode 2 as shown in Fig. 7(b). However, the direction of the resonant currents  $i_{Lr1}$  and  $i_{Lr2}$  is opposite. At  $t_4, v_{gs_Q1}$  reaches  $-V_c$  and  $v_{gs_Q2}$  reaches  $V_c$ . So  $Q_1$  turns OFF and  $Q_2$  turns ON at the end of this interval.

#### IV. LOSS ANALYSIS AND OPTIMAL DESIGN

#### A. Gate Drive Loss With the Proposed RGD

Fig. 8 shows the equivalent loss model of the proposed RGD, which includes the circuit elements producing the power consumption in the practical gate drive circuit.  $R_{DS(on)}$  is the on-state resistance and  $C_{oss}$  is the output capacitance in the drive MOSFETs;  $S_1-S_4$ .  $R_{sg}$  is the summation of the winding



Fig. 8. Loss analysis model of the proposed RGD.

resistance in resonant inductor and transformer, and the gatepattern resistance inside the power MOSFET. The damping resistance  $R_d$  is connected in series with  $S_1$  and  $S_3$ .

As the two power MOSFETs  $Q_1$  and  $Q_2$  are controlled in the complementary mode, the gate drive loss of  $Q_1$  is chosen to analyze. The resonant inductor  $L_{r1}$  and gate capacitance  $C_{g_2Q_1}$ of  $Q_1$  form a series resonant circuit, in which the resonant angular frequency  $\omega_R$  and resonant period  $T_R$  are

$$\omega_R = \frac{1}{\sqrt{L_{r1}C_{q\_Q1}}}\tag{1}$$

$$T_R = 2\pi \sqrt{L_{r1} C_{g\_Q1}} \tag{2}$$

where  $L_{r1}$  is the value of the resonant inductor and  $C_{g_Q1}$  is the value of the gate capacitance of  $Q_1$ .

Fig. 9 shows the turn-on transition of the power MOSFET  $Q_1$ . With the operation principle of the proposed RGD presented in Section III, the gate current  $i_{Lr1}$  flows through  $S_2$  and  $S_4$  with two  $R_{DS(on)}$  and  $R_{sq}$  during the turn-on transition, i.e., from  $t_0$ 



Fig. 9. Turn-on transition of the power MOSFET  $Q_1$ .

to  $t_2$ . When  $t_0 = 0$ , the gate-to-source voltage  $v_{gs_Q1}$  is

$$v_{\rm gs\_Q1} = -\frac{V_c \sqrt{4 + \omega_R^2 R^2 C_{g\_Q1}^2}}{2} e^{-(RC_{g\_Q1}/2)\omega_R t} \cos \omega_R t$$
(3)

where R is the total resistance and is given by  $R = 2R_{\text{DS(on)}} + R_{sq}$ .

Due to the resistance energy loss of the resonant circuit, the amplitude of the gate-to-source voltage decreases and there is a voltage drop after each switching transition. The voltage drop is defined as  $\Delta V$  as shown in Fig. 9. When  $t_2 = T_R/2$ ,  $v_{\text{gs}}_{Q1}$  reaches the maximum value during the turn-on transition. From (2) and (3), with  $t_2 = T_R/2$ , the value of  $\Delta V$  is

$$\Delta V = V_c \left[ 1 - \frac{\sqrt{4 + \omega_R^2 R^2 C_{g\_Q1}^2}}{2} e^{-(RC_{g\_Q1}/2)\pi} \right].$$
(4)

At  $t_2$ , the drive MOSFET  $S_2$  turns OFF and  $S_1$  turns ON as shown in Fig. 9. Then,  $v_{\text{gs}\_Q1}$  is clamped to  $V_c$  and the dc power supply provides an amount of electric energy, which is equal to  $C_{g\_Q1}V_c\Delta V$  for the turn-on procedure. In the same way,  $C_{g\_Q1}V_c\Delta V$  is also provided for the turn-off procedure. Therefore, the electric power to compensate for the voltage drop  $\Delta V$  is

$$P_{c\_\text{RGD}} = 2f_{\text{sw}}C_{g\_Q1}V_c\Delta V.$$
(5)

Although the total gate charge of  $S_1-S_4$  is low, it may still cause some losses at high switching frequency. The switching frequency of these four MOSFETs is the same as  $f_{sw}$  of the power MOSFETs. The total gate drive loss of  $S_1-S_4$  is

$$P_s = 4Q_{q\_s}V_{gs\_s}f_{sw} \tag{6}$$

where  $Q_{g\_s}$  is the total gate charge of drive MOSFETs, and  $V_{g_{s\_s}}$  is the drive voltage of  $S_1-S_4$ .

In addition, the power loss  $P_r$  of the output capacitance  $C_{oss}$ in the drive MOSFETs  $S_1-S_4$  is

$$P_r = 4C_{\rm oss}V_c^2 f_{\rm sw}.$$
(7)

The transformer loss consists of the magnetic hysteresis loss, eddy-current loss, and residual loss. The total transformer loss is

$$P_t = \eta f_s^{\alpha} B_m^{\beta} V \tag{8}$$

TABLE I Design Parameters of the Proposed RGD

Switching Frequency, f <sub>sw</sub>	500 kHz
Gate Drive Voltage, $V_c$	15 V
Resonant Inductor, $L_{r1}$ , $L_{r2}$	246 nH
Power MOSFET, $Q_1, Q_2$	IPP50R199CP
Total Gate Charge, $Q_{g}$	50 nC
Internal Gate Resistance, $R_g$	2.2 Ω
Drive MOSFETs, $S_1$ - $S_4$	FDN335N
Total Gate Charge, $Q_{g s}$	3.7 nC
On Resistance, $R_{DS(on)}$	$0.07 \Omega$
Output Capacitance, Coss	80 pF

where  $\eta$  is the loss coefficient,  $\alpha$  is the frequency index (>1),  $\beta$  is the magnetic induction index (>1),  $B_m$  is the magnetic induction, and V is the volume of the magnetic core.

From (5)–(8), the power consumption  $P_{d\_RGD}$  for driving two MOSFETs in one bridge leg with the proposed RGD is

$$P_{d\_\text{RGD}} = 2P_{c\_\text{RGD}} + P_s + P_r + P_t.$$
(9)

# *B.* Gate Drive Loss Comparison Between the Proposed RGD and Conventional VSD

For comparison, the conventional transformer coupled VSD in Fig. 2 is analyzed. The gate drive loss for one power MOSFET with the conventional VSD is calculated. Taking into account the negative gate voltage, the dc power supply has to provide an electric energy as large as  $2C_{g_Q1}V_c^2$  to turn the power MOSFET ON or OFF. This electric energy provided by the dc power supply is consumed in the gate resistor  $R_g$ . Therefore, the power loss  $P_{c_vVSD}$  in the gate resistor is

$$P_{c\_VSD} = 4f_{sw}C_{g\_Q1}V_c^2.$$
 (10)

From (6)–(8) and (10), the power consumption for driving two MOSFETs in one bridge leg with the conventional transformer coupled VSD is

$$P_{d_{\rm VSD}} = 2P_{c_{\rm VSD}} + P_s + P_r + P_t.$$
 (11)

To demonstrate the gate drive loss reduction with the proposed RGD, the design parameters are given in Table I. The design parameters provided in this part agree with the experimental parameters.

Based upon the design parameters above, the calculated results are provided in Table II. With the proposed RGD, the gate drive loss of two MOSFETs in one bridge leg is reduced from 3.2 to 0.72 W (a reduction of 78%). As a result, the gate drive loss of four MOSFETs in an FB converters is reduced from 6.4 to 1.44 W (a reduction of 78%), translating into an efficiency improvement of 0.5% in a 1-kW 500-kHz FB converter.

# C. Switching Loss Comparison Between the Proposed RGD and Conventional VSD

This section analyzes the potential switching loss reduction with the proposed RGD. In the ZVS FB converter, the turn-on loss is significantly reduced due to ZV turn-on condition. However, there is still some turn-off loss normally. In the conventional VSD, the gate current decays significantly from its peak value due to the *RC*-type charging and discharging as shown

**Proposed RGD** Conventional VSD Loss Reduction Power Consumption for the 3 W (Pc VSD) 0.53 W (Pc RGD) 2.47 W (a reduction of 82 %) Resistance P<sub>c\_VSD</sub>, P<sub>c\_RGD</sub> Gate Drive Loss of  $S_1$ - $S_4$ , P 0.037 W 0.037 W Power Loss of the Output 0.036 W 0.036 W Capacitance in  $S_1$ - $S_4$ ,  $P_r$ 0.12 W 0.12 W Transformer Loss, Pt Gate Drive Loss of Two **3.2 W** ( $P_{d\_VSD}$ ) 0.72 W (P<sub>d\_RGD</sub>) 2.48 W (a reduction of 78 %) MOSFETs in One Bridge Leg Gate Drive Loss of Four 6.4 W 1.44 W 4.96 W (a reduction of 78 %) MOSFETs in a FB Converter





Fig. 10. Comparison between the gate current for the conventional VSD and proposed RGD.

in Fig. 10. On the other hand, the gate current in the proposed RGD is sinusoidal as shown in Fig. 10.

For the conventional VSD, the turn-off switching loss,  $P_{\text{off}_{-}\text{VSD}}$  is given approximated by (12). In (12),  $V_{\text{ds}}$  represents the voltage across the switch,  $I_{\text{off}_{-}\text{pk}}$  is the peak current through the switch at turn off, and  $t_{f_{-}\text{VSD}}$  is the fall time given by (13). In (13),  $I_{\text{th}_{-}\text{off}}$  is the gate current when the gate voltage is at the threshold and is given by (14). Also in (13),  $I_{\text{pl}_{-}\text{off}}$  is the gate current when the gate voltage is at the threshold and is given by (14). Also in (13),  $I_{\text{pl}_{-}\text{off}}$  is the gate current when the gate voltage is at the plateau and is given by (15).  $t_{f_{-}\text{VSD}}$ ,  $I_{\text{th}_{-}\text{off}}$ , and  $I_{\text{pl}_{-}\text{off}}$  are clearly shown in Fig. 10. Other parameters include the power MOSFET total gate charge at the threshold  $Q_{\text{th}}$ , the gate-to-drain charge  $Q_{\text{gd}}$ , the MOSFET internal gate resistance  $R_g$ , and the external gate resistance in the drive circuit  $R_{\text{ext}}$ 

$$P_{\text{off\_VSD}} = \frac{1}{2} f_s V_{\text{ds}} I_{\text{off\_pk}} t_{f\_\text{VSD}}$$
(12)

$$t_{f\_VSD} = \frac{Q_{\rm pl} - Q_{\rm th}}{\frac{1}{2} \left| I_{\rm th\_off} + I_{\rm pl\_off} \right|} + \frac{Q_{\rm gd}}{\left| I_{\rm pl\_off} \right|}$$
(13)

$$I_{\rm th\_off} = \frac{V_{\rm th}}{R_{\rm ext} + R_g} \tag{14}$$

$$I_{\rm pl\_off} = \frac{V_{\rm pl}}{R_{\rm ext} + R_g}.$$
(15)

On the other hand, for the proposed RGD with the sinusoidal gate current, the turn-off switching loss,  $P_{\text{off}_{-RGD}}$  is approxi-

 TABLE III

 CIRCUIT PARAMETERS FOR SWITCHING LOSS CALCULATION COMPARISON

Converter Topology	ZVS FB
Voltage across the MOSFET, $V_{ds}$	200 V
MOSFET Turn-off current, <i>I</i> off pk	5 A
External Impedance, $R_{ext}$	2 Ω
Power MOSFET	IPP50R199CP
$Q_{gd}$	11 nC
$Q_{th}$	5 nC
$Q_{pl}$	7.5 nC
V <sub>th</sub>	3 V
$V_{pl}$	5.2 V
$\vec{C}_{iss}$	3300 pF

mated by (16), where  $I_{g\_avg}$  is the average gate current during the turn-off transition,  $t_{f\_RGD}$ . In (17),  $I_{g\_pk}$  is the maximal gate current given by (18), and  $t_{pl\_off}$  is the time when the gate voltage is at the plateau and is given by (19). Also in (17),  $t_{th\_off}$ is the time when the gate voltage is at the threshold and is given by (20).  $I_{g\_pk}$ ,  $t_{pl\_off}$ , and  $t_{th\_off}$  are clearly shown in Fig. 10. The shaded area between  $t_{pl\_off}$  and  $t_{th\_off}$  is the transition produces the switching loss in the proposed RGD. It is observed that the magnitude of the RGD current in this shaded area is greater than  $I_{pl\_off}$  and  $I_{th\_off}$ , respectively. The result is that the turn-off time and the switching loss decrease. Other parameters noted include the input capacitance of the power MOSFET,  $C_{iss}$ , the resonant inductor  $L_r$ , and the gate drive voltage  $V_c$ 

$$P_{\text{off}\_\text{RGD}} = \frac{1}{2} f_s V_{\text{ds}} I_{\text{off}\_\text{pk}} \frac{Q_{\text{pl}} - Q_{\text{th}} + Q_{\text{gd}}}{|I_{g\_\text{avg}}|}$$
(16)

$$|I_{g\_avg}| = \frac{\int_{t_{p1\_off}}^{t_{th\_off}} I_{g\_pk} \sin t dt}{t_{th\_off} - t_{p1\_off}} = \frac{\cos t_{p1\_off} - \cos t_{th\_off}}{t_{th\_off} - t_{p1\_off}} I_{g\_pk}$$
(17)

$$I_{g_{-\rm pk}} = \sqrt{\frac{C_{iss}}{L_r}} V_c \tag{18}$$

$$t_{\rm pl\_off} = \arccos \frac{V_{\rm pl}}{V_c} \tag{19}$$

$$t_{\rm th\_off} = \arccos \frac{V_{\rm th}}{V_c}.$$
 (20)

The key design parameters of the proposed RGD are presented in Table I. To demonstrate the potential switching loss reduction with the proposed RGD, the supplementary circuit parameters are listed in Table III.

TABLE IV SWITCHING LOSS CALCULATION COMPARISON BETWEEN THE PROPOSED RGD AND CONVENTIONAL VSD

Switching Loss of One MOSFET in the	Switching Loss of Four MOSFETs
ZVS FB Converter	in the ZVS FB Converter
2.86 W	11.44 W
2.01 W	8.04 W
0.85 W (a reduction of 30%)	3.4 W (a reduction of 30%)
	Switching Loss of One MOSFET in the ZVS FB Converter 2.86 W 2.01 W 0.85 W (a reduction of 30%)

Based on (12) and (16), the switching loss of the conventional VSD and proposed RGD are calculated with the parameters in Table III, respectively, using the MATHCAD software. In Table IV, the switching loss of one MOSFET is reduced by 0.85 W (from 2.86 to 2.01 W, a reduction of 30%). The total switching loss in the ZVS FB converter is reduced by 3.4 W (from 11.44 to 8.04 W, a reduction of 30%). Therefore, the proposed RGD not only has a significant gate drive loss reduction, but also can achieve a switching loss reduction.

#### D. Optimal Design for the Proposed RGD

In the proposed RGD, the resonant inductance is the crucial component. The inductance values of  $L_{r1}$  and  $L_{r2}$  are assumed equal as  $L_{r1} = L_{r2} = L_r$ . When the switching frequency  $f_{sw}$  is fixed, i.e., 500 kHz, the value of the resonant inductance  $L_r$  remains to be determined. Therefore, three design rules need to be followed: 1) to ensure the resonant manner of the proposed RGD; 2) fast driving speed; and 3) to minimize the overall loss of the gate drive loss and switching loss.

1) Rule 1: To Ensure the Resonance of  $L_r C_{iss}$ : In the proposed RGD, to ensure that the total resistance R in the drive circuit has no effect on the natural resonance between the resonant inductor  $L_r$  and input capacitance  $C_{iss}$ , the characteristic impedance  $R_{LC}$  of  $L_r$  and  $C_{iss}$  has to be large enough and should meet

$$R_{LC} = \sqrt{\frac{L_r}{C_{iss}}} = (2-3) \times R \tag{21}$$

where R is the summation of the winding resistance in resonant inductor and transformer, the gate-pattern resistance inside the power MOSFET, and the on-resistance of the drive MOSFETs.

From (21), the value of the resonant inductor  $L_r$  can be calculated as

$$L_r = [(2-3) \times R]^2 C_{iss}.$$
 (22)

From (22), based on the circuit parameters from Table I, the value of the resonant inductor  $L_r$  can be solved to be larger than 240 nH ( $L_r \ge 240$  nH).

2) Rule 2: Fast Driving Speed: The value of  $L_r$  affects the rising time  $t_r$  and falling time  $t_f$  of driving a power MOSFET, i.e., the switching speed. In the proposed RGD, as the characteristic impedance  $R_{LC}$  is much larger than the total resistance R in the resonant circuit, the gate drive voltage of power MOSFET  $Q_1$  or  $Q_2$  can be regarded as sinusoidal during the turn-on transition. As shown in Fig. 11, the rising time  $t_r$  defined as the interval for  $v_{gs}$  to rise from zero to  $V_c$  is

$$t_r = \frac{1}{2}\pi\sqrt{L_r C_{iss}}.$$
(23)



Fig. 11.  $t_r$  and  $t_f$  during the switching period.



Fig. 12. Design requirement of Rules 1 and 2.

Similarly, the falling time  $t_f$  defined as the interval for  $V_{gs}$  to fall from  $V_c$  to zero is

$$t_f = \frac{1}{2}\pi\sqrt{L_r C_{iss}}.$$
(24)

From (23) and (24), it is noted that the larger  $L_r$ , the slower the power MOSFET can be driven. Considering ZVS operation of one bridge leg, less than 5% of the switching period is usually allowed as

$$t_d = t_r + t_f = \pi \sqrt{L_r C_{iss}} \le \frac{5^0/_0}{f_s}$$
 (25)

where  $t_d$  is the total driving time of the power MOSFET. From (25), the maximal value of  $L_r$  is solved

$$L_r \le \frac{\left(\frac{5\%}{\pi f_s}\right)^2}{C_{iss}}.$$
(26)

Based upon the given design parameters in Table I, the value of  $L_r$  can be calculated to be less than 300 nH ( $L_r \leq 300$  nH).

In summary, from the design Rules 1 and 2, the accepted deign range for  $L_r$  is from 240 to 300 nH as illustrated in Fig. 12.

3) Rule 3: To Minimize the Overall Loss of the Gate Drive Loss and Switching Loss: From (9), the power consumption  $P_{d\_RGD}$  is the gate drive loss for driving two MOSFETs in one bridge leg. From (16), the power consumption  $P_{off\_RGD}$  is the turn-off switching loss, i.e., the switching loss for one MOSFET.



Fig. 13.  $P_{d_{\rm RGD}}$ ,  $P_{\rm sw_{RGD}}$ , and  $P_{\rm sum}$  as functions of the resonant inductance  $L_r$ .

Then, the switching loss  $P_{\rm sw\_RGD}$  for two power MOSFETs in one bridge leg is

$$P_{\rm sw\_RGD} = 2P_{\rm off\_RGD}.$$
 (27)

Then, the overall loss of the gate drive loss and switching loss in one bridge leg,  $P_{sum}$ , is

$$P_{\rm sum} = P_{d\_\rm RGD} + P_{\rm sw\_\rm RGD}.$$
 (28)

From (9), (16), (27), and (28),  $P_{d\_RGD}$ ,  $P_{sw\_RGD}$ , and  $P_{sum}$ as functions of the resonant inductance  $L_r$  are illustrated in Fig. 13. From Fig. 13, it is observed that with the increase of the resonant inductance  $L_r$ , the gate drive loss  $P_{d\_RGD}$  is reduced. The reduction slew rate of the gate drive loss tends to be slow when  $L_r$  becomes large. With the increase of  $L_r$ , the switching loss  $P_{sw\_RGD}$  increases. At the same time, the overall loss  $P_{sum}$ of the gate drive loss and switching loss also increase since the switching loss is the dominate element compared to the gate drive loss.

As a conclusion, in order to minimize the overall loss of the gate drive loss and the switching loss, the resonant inductance  $L_r$  should to be chosen as small as possible in the accepted range. Therefore, the value of  $L_r$  is about 240 nH for the optimum design in the proposed RGD with the desired specifications.

### E. Dead Time Control in the Proposed RGD

Since the proposed RGD is used to drive the HB leg, the dead time should be inserted to avoid the short-through. The waveforms of the gate drive voltage of  $Q_1$  and  $Q_2$  are shown in Fig. 6. It is observed that the waveforms of gate drive voltage of  $Q_1$  and  $Q_2$  are complementary. When  $v_{gs_2Q_1}$  changes from the positive maximum value to the negative maximum value,  $v_{gs_Q2}$  changes from the negative maximum value to the positive maximum value simultaneously. As a result, there is no voltage overlap between two drive voltage signals, which prevents the short-through during the dead time. Considering the tolerance of the input capacitance of  $Q_1$  and  $Q_2$  in practical applications, the value of two resonant inductors in each RGD can be adjusted to guarantee enough dead time between two complementary signals. Moreover, since different resonant inductor values lead to different resonant periods, this can be used to obtain desired dead time according to the applications.



Fig. 14. Simplified equivalent circuits during the turn-on transition. (a) Conventional transformer-coupled VSD. (b) Proposed RGD.

## V. COMPARISON BETWEEN THE PROPOSED RGD AND PREVIOUS GATE DRIVE CIRCUITS

# A. Operation Comparison Between the Proposed RGD and Conventional Transformer Coupled VSD

The transformer coupled VSD is shown in Fig. 2. This VSD can be used with either coreless or core-based transformer. The coreless transformer in [30] simplifies the VSD and performs virtually as well as its core-based counterpart; however, it is still a VSD-based driver and has no capability to recovery high-frequency gate drive loss. The proposed isolated RGD is shown in Fig. 5. The two gate drive circuits are both able to drive two power MOSFETs. Considering the leakage inductance of the transformer, the simplified equivalent circuit of the transformer coupled gate driver during the turn-on transition is shown in Fig. 14(a). For comparison, the simplified equivalent circuit of the proposed RGD during the turn-on transition is shown in Fig. 14(b).

For comparison, in the transformer coupled VSD as shown in Fig. 14(a),  $C_{iss}$  represents the input capacitance of the power MOSFET. The inductance  $L_k$  consists of the leakage inductance and stray inductance, which is as a disadvantageous element.  $R_g$ is the gate mesh resistance of the power MOSFET and  $R_{ext}$  is the external damping resistance. Due to the existence of the inductance, the gate-to-source voltage  $v_{gs}$  is oscillating during the charging and discharging intervals. Therefore, the external resistance  $R_{ext}$  has to be inserted in the gate drive circuit to damp the oscillation and make the *RLC* second-order system under the overdamping condition. But the problem is that the external resistance slows down the driving speed and increases the switching loss.

In the proposed RGD as shown in Fig. 14(b), the resistance is only the gate mesh resistance of the power MOSFET. The leakage inductance of the drive transformer and stray inductance no longer exist as the disadvantageous elements. The proposed RGD utilizes the *LC* resonance to recover the charge energy of the input capacitance. An additional resonant inductance  $L_r$ may also be applied to adjust the value of the total inductance for the optimum design.

The operation principles of the transformer coupled VSD and the proposed RGD are quite different. The key point of the gate drive energy recovery in the proposed RGD is the different control strategy from the transformer coupled VSD. Unlike the VSD, the proposed RGD can provide an additional interval in the switching transition, when the primary-side voltage  $u_{AB}$  of the drive transformer is zero, as shaded area in Fig. 6. During

	1	1
	The Conventional Transformer	The Proposed RGD
	Coupled VSD	
Control Strategy in the	Utilize the DC power supply to	Provide an additional interval for the
Switching Transition	change the gate-to-source voltage	<i>L-C</i> resonance to recover gate energy
Energy Stored in $C_{iss}$	Dissipated in the damping resistance totally	Recovered by utilizing the <i>L</i> - <i>C</i> resonance, reduce gate drive loss significantly
Leakage Inductance of	A disadvantageous element, make	Be utilized to recover the gate drive
the Transformer, $L_k$	the drive voltage to be oscillating	energy
External Damping Resistance, $R_{ext}$	Should be inserted to damp the oscillation, slow down the driving speed, increase switching loss	Not needed

TABLE V COMPARISON BETWEEN THE CONVENTIONAL TRANSFORMER-COUPLED VSD AND PROPOSED RGD

TABLE VI	
NUMBER OF DRIVE SWITCHES AND INDEPENDENT DC POWER SUPPLI	ES

	Number of Drive Switches	Number of Independent DC Power Supplies
RGD in [24]	16	4
Proposed RGD	8	1
Reduction	50 %	75 %

this interval, the proposed RGD utilizes the energy stored in the gate capacitance instead of the drive voltage supply to switch the polarities of the gate voltage through the energy exchange in the resonance manner. However, the VSD operates in the overdamping mode as an *RLC* second-order system during the charging and discharging period. The energy provided by the dc power supply  $V_c$  is entirely dissipated in the damping resistance, which increases the gate drive loss. Based on the analysis above, the difference between the conventional VSD and the proposed RGD is summarized in Table V.

Particularly, for the coreless driver in [30], it is still a conventional VSD and the leakage inductance in the coreless PCB transformer has negative effective on the driver performance and should be minimized. As comparison, the proposed RGD can take advantage of the leakage inductance to build the resonance with the gate capacitance of the power MOSFET so that the gate energy recovery and turn-off loss reduction can be achieved.

# *B.* Comparison Between the Proposed Isolated RGD and the RGD in [24]

As analyzed in Session II, the RGD in [24] is one of the candidates for the FB converter. The advantages of this RGD include: 1) it reduced the power consumption by a factor of ten, compared with a conventional VSD; and 2) the negative drive voltage provided by this RGD can prevent the false trigger.

However, the RGD in [24] needs much more devices than the proposed isolated RGD. The number of drive switches and independent dc power supplies required to drive an FB converter are compared as shown in Table VI. Essentially, the RGD in [24] needs 16 drive switches and four independent dc power supplies for an FB converter. The proposed isolated RGD needs eight drive switches and one independent dc power supply. It is observed that the proposed isolated RGD needs much less drive switches and power supplies, which can minimize the cost and increase the reliability.



Fig. 15. Relationship between the switching frequency and gate drive loss.



Fig. 16. Relationship between the gate charge and gate drive loss.

# *C.* Comparison Between the Proposed RGD and Conventional VSD With Different Switching Frequencies and Gate Charge

The comparison between the proposed RGD and conventional VSD with different switching frequencies and different gate charge is illustrated as follows. The gate drive loss calculation of the proposed RGD and conventional VSD in this section is based on the equations presented in Section IV.

Fig. 15 shows the relationship between the switching frequency  $f_{sw}$  and the gate drive loss for one bridge leg  $P_{d\_leg}$ . The gate drive loss for one bridge leg with the proposed RGD is given in (9) and the gate drive loss for one bridge leg with the conventional VSD is given in (11). As the frequency increases, the loss in both gate drivers becomes large proportionally. However, the gate drive loss can be reduced significantly with the proposed RGD. Furthermore, when the switching frequency



Fig. 17. ZVZCS converters in [31] and [32] with the proposed RGD. (a) Proposed RGD applied in [31]. (b) Proposed RGD applied in [32].



Fig. 18. Driving signals of  $S_1 - S_4$  and  $v_{AB}$ .

increases higher, more loss can be saved by the proposed RGD as shown in Fig. 15.

The NMOSFET IPP50R199CP ( $V_{\rm DS} = 550$  V,  $I_D = 17$  A,  $Q_q = 50$  nC) from Infineon is chosen as the power MOSFET in the experimental prototype in this paper. It is noted that not only this power MOSFET, other power MOSFETs can also be driven by the proposed RGD in different applications. In highcurrent applications, to reduce the on-state resistance of the power MOSFET, the superjunction structure is introduced in MOSFETs, which increase the gate charge  $Q_q$  and the input capacitance  $C_{iss}$  of the power MOSFET. Fig. 16 shows the gate drive loss  $P_{d \perp leg}$  for one bridge leg as a function of the gate charge  $Q_q$ . The gate drive loss for one bridge leg with the proposed RGD is given in (9), and the gate drive loss for one bridge leg with the conventional VSD is given in (11). It is observed that as the gate charge increases, the gate drive loss in both gate drivers is increasing correspondingly. In addition, under larger gate charge situations, the more gate drive loss can be reduced by the proposed RGD. For example, the gate charge  $Q_g$  of the CoolMOS SPW52N50C3 ( $V_{DS} = 560$  V,  $I_D = 52$  A) from Infineon is 290 nC. From (9) and (11), about 11.4 W can be reduced by the proposed RGD as shown in Fig. 16. Therefore, with the proposed RGD, a more significant gate drive loss reduction can be achieved in larger gate charge situations.



Fig. 19. Waveforms of gate drive voltage and current.

#### D. Benefits of the Proposed RGD

With the above comparison, the advantages of the proposed isolated RGD are highlighted as follows:

1) Significant reduction of gate drive loss: Compared to the conventional gate driver, the energy stored in the input capacitance can be recovered in the proposed RGD. The resonance between the resonant inductor and input capacitance makes the energy to return to the input capacitance and reverses the polarity of the input capacitance.

2) *High reliability of the turn-off status:* The RGD is able to provide a negative gate voltage to the MOSFET and improves the reliability due to the fast *dv/dt* problem in high-power and high-voltage applications.

3) *Capability to provide two isolated complementary drive signals:* The proposed RGD has the ability to drive two MOS-FETs in a bridge leg and makes the power segment and control segment to be isolated, which leads to the simplicity and low cost.

### E. Applications Extension

The proposed RGD is able to provide two isolated complementary drive signals for a pair of power MOSFETs. Therefore, it is not only suitable for the traditional ZVS FB converters, but also can be applied to other ZVZCS converters at a higher power level. Two structures of ZVZCS converters presented in [31] and [32] operate in a higher power level and have a



Fig. 20. Complete schematic of the FB converter with the proposed RGD.

good efficiency. Fig. 17(a) shows the proposed RGD applied to the ZVZCS converter in [31], in which each pair of power MOSFETs  $Q_1$  and  $Q_2$ ,  $Q_3$  and  $Q_4$ , and  $Q_5$  and  $Q_6$  requires two complementary drive signals. Similarly, Fig. 17(b) shows the proposed RGD applied to the converter in [32]. The proposed RGD can be applied to these ZVZCS converters to reduce the gate driver loss and turn off loss at high switching frequency.

In addition, there are some applications, in which the gate drive loss deserves a lot more attention. For example, the large gate charge  $Q_g$  of the synch FETs in voltage regulators leads to excessive gate drive loss at the high switching frequency [33]. The gate drive loss in the very high frequency dc/dc converters is a large proportion in the total loss [34]–[36], and therefore, the RGD solution needs to be applied.

#### VI. SIMULATION RESULTS AND DISCUSSION

A ZVS FB converter spice simulation model with the proposed RGD has been developed. The specifications of the proposed RGD are as follows: the switching frequency  $f_{sw} = 500$  kHz; the gate drive voltage  $V_c = 15$  V; the resonant inductor  $L_r = 246$  nH; the total gate charge  $Q_g = 50$  nC; the equivalent input capacitance  $C_{iss} = 3.3$  nF; and the internal gate resistance  $R_q = 2.2 \Omega$ .

Fig. 18 shows the driving signals of  $S_1-S_4$  and the primaryside voltage  $v_{AB}$ . It is observed that the waveforms of  $S_1$  and  $S_2$  are complementary, as well as  $S_3$  and  $S_4$ . When  $S_1$  and  $S_4$ turn ON, the value of  $v_{AB}$  is negative maximum; when  $S_2$  and  $S_3$  turn ON, the value of  $v_{AB}$  is positive maximum; and when  $S_2$  and  $S_4$  turn ON,  $v_{AB} = 0$  and this is the switching transition of the proposed RGD, which agrees with the key waveforms shown in Fig. 6.

The waveforms of the gate drive voltage and current are shown in Fig. 19. It is observed that in the switching transition, the waveforms of the resonant gate current and voltage are sinusoidal. Furthermore, when the inductor current changes to the highest value, the gate drive voltage becomes zero. The



Fig. 21. Photograph of the prototype.

waveforms of  $Q_1$  and  $Q_2$  are complementary, which makes it possible to drive an HB leg. Meanwhile, there is no voltage overlap between two drive voltage signals, which prevents the short-through during the dead time.

### VII. EXPERIMENTAL RESULTS AND DISCUSSION

A 200-VDC input, 48-V/20-A output, and 500-kHz phaseshift ZVS FB converter with the proposed RGD was built to verify the advantage. The schematic of the FB converter with the proposed RGD is shown in Fig. 20. The components used are as follows: IPP50R199CP is used as the power MOSFETs  $Q_1 - Q_4$ ; the Schottky diode DSSK60-02A is used as the rectifiers  $D_{R1}$  and  $D_{R2}$ ; the output inductance  $L_f$  is 6  $\mu$ H, and the output capacitance  $C_f$  is 63 V, 3000  $\mu$ F. The FDN335N is used as the drive switch  $S_1 - S_8$  and the gate drive voltage  $V_c = 15$  V. The magnetic core of the drive transformer  $T_{r1}$  and  $T_{r2}$  is EE 13. The turn ratio of  $T_{r1}$  and  $T_{r2}$  is 1:1. The magnetic inductance is 66.5  $\mu$ H and leakage inductance is 246 nH, which are measured by the HEWLETT PACKARD 4284A precision LCR meter. Because the value of the leakage inductance fits the optimum design range, they can be used as the resonant inductance  $L_{r1}$  and  $L_{r2}$ in this case. The photo of the prototype is shown in Fig. 21.



Fig. 22. Waveforms of  $v_p$  and  $v_{rect}$ .



Fig. 23. Waveforms of ZVS (a) for the leading leg in 1/2 load and (b) for the lagging leg in 2/3 load.

Fig. 22 illustrates the voltage of primary-side  $v_p$  and the rectifier voltage  $v_{\text{rect}}$  of the power transformer in the FB converter. It is observed that the primary voltage  $v_p$  is a modulated pulse waveform since the phase-shift control is applied to the ZVS FB converter through the proposed RGD. The corresponding waveform of the secondary side  $v_{\text{rect}}$  is obtained through the full-wave rectifier.

Fig. 23 illustrates the drain–source voltage  $v_{DS1}$  and the gate– source voltage  $v_{GS1}$  of the power MOSFET  $Q_1$  in the FB converter. Fig. 23(a) shows that the FB converter realizes ZVS for the leading leg under 1/2 load. As the output capacitance of the main power MOSFET is discharged by the energy of the output



Fig. 24. Gate drive voltage and resonant inductor current.



Fig. 25. Two complementary drive voltage and resonant inductor current.

inductance, the drain-to-source voltage  $v_{DS}$  reaches zero, and then, the gate drive voltage is applied to turn ON the MOSFET with ZVS. Similarly, Fig. 23(b) illustrates  $v_{DS3}$  and  $v_{GS3}$  of the power MOSFET  $Q_3$  in the FB converter. This waveforms show that the FB converter realizes ZVS for the lagging leg under 2/3 load. The proposed RGD is compatible with ZVS technique for the FB converter, and the switching loss and the gate drive loss can be both reduced.

Fig. 24 shows the resonant inductor current  $i_{Lr1}$  and the gateto-source voltage  $v_{gs\_Q1}$ . The waveforms of  $i_{Lr1}$  and  $v_{gs\_Q1}$  are sinusoidal during the switching transition, which indicates the resonance between the resonant inductor and the input capacitance of the main power MOSFET. It is observed that when  $Q_1$ is OFF, the gate drive voltage  $v_{gs\_Q1}$  is -15 V, which improves the reliability due to the fast dv/dt problem in the FB converters.

Fig. 25 shows the resonant inductor current  $i_{Lr1}$ ,  $i_{Lr2}$  and the gate drive voltage  $v_{gs\_Q1}$ ,  $v_{gs\_Q2}$ , which agrees with the theoretic waveforms in Fig. 6. It is observed that the gate drive voltages  $v_{gs\_Q1}$  and  $v_{gs\_Q2}$  are complementary; the directions of the resonant inductor current  $i_{Lr1}$  and  $i_{Lr2}$  are also opposite. This experimental waveform indicates that the proposed RGD has the ability to drive two power MOSFETs in one bridge leg, leading to the low complexity and cost in the FB converters.

Fig. 26(a) illustrates the relationship between  $v_{gs\_Q1}$ ,  $i_{Lr1}$  and the voltage between A and B,  $v_{AB}$ , during the turn-on interval. It is observed that the resonance only happens during the stage of  $v_{AB} = 0$ . This interval, i.e.,  $v_{AB} = 0$ , is the key difference



Fig. 26. Resonant switching transition:  $v_{gs\_Q1}$ ,  $i_{Lr1}$ , and  $v_{AB}$ . (a) Turn-on interval. (b) Turn-off interval.



Fig. 27. Gate drive voltage of  $Q_1$  and  $Q_2$ .

between the conventional VSDs from the control strategy. During this interval, the proposed RGD utilizes the *LC* resonance to recover the gate drive energy stored in the input capacitance of the power MOSFET. Therefore, the gate drive loss can be reduced significantly compared to the conventional VSDs. For the turn-off interval, the detailed waveforms are provided in Fig. 26(b), and they are similar to the turn-on interval.

Fig. 27 shows the waveforms of the gate drive voltage of  $Q_1$  and  $Q_2$ . It is observed that the waveforms of gate drive voltage of  $Q_1$  and  $Q_2$  are complementary and there is no voltage overlap



Fig. 28. Efficiency comparison.

between two drive voltage signals. Therefore, the short-through problem can be prevented in the FB converters.

Fig. 28 shows the measured efficiency comparison between the proposed RGD and conventional transformer coupled VSD. It is observed that at 4 A, the efficiency is improved from 84.7% to 86.7% (an improvement of 2.0%). At 12 A, the efficiency is improved from 91.4% to 92.2% (an improvement of 0.8%). It should also be noted that because of the low gate drive loss, the proposed RGD improves the efficiency effectively in full load range over the conventional transformer-coupled VSD.

### VIII. CONCLUSION

An isolated RGD for two MOSFETs in one bridge leg is proposed in this paper. The proposed RGD can provide two complementary drive signals to drive two MOSFETs, which can be used to drive the HB leg in FB converters. The proposed RGD consumes no electric power theoretically. Moreover, with the negative drive voltage capability, the proposed RGD ensures high reliability in the FB converters over the previously proposed RGDs. The loss analysis of the proposed isolated RGD and comparison between the conventional gate drivers are provided. The optimal design procedure is presented in detail. A 200-V input, 48-V output, and 500-kHz phase-shift ZVS FB converter was built to verify the advantages of the proposed isolated RGD. Compared with the conventional gate driver, the proposed isolated RGD improves the efficiency from 84.7% to 86.7% (an improvement of 2.0%) at 4 A, and at 12 A, from 91.4% to 92.2% (an improvement of 0.8%).

#### REFERENCES

- Z. Zhang, J. Fu, Y. F. Liu, and P. C. Sen, "Discontinuous current source drivers for high frequency power MOSFETs," *IEEE Trans. Power Electron.*, vol. 25, no. 7, pp. 1863–1876, Jul. 2010.
- [2] L. Balogh, "Design and application guide for high speed MOSFET gate drive circuits," Texas Instrument, Dallas, TX, USA, Appl. Note slup169, 2002.
- [3] Z. Zhang, E. Meyer, Y. F. Liu, and P. C. Sen, "A nonisolated ZVS selfdriven current tripler topology for low-voltage and high-current applications," *IEEE Trans. Power Electron.*, vol. 26, no. 2, pp. 512–522, Feb. 2011.
- [4] X. Ruan, Z. Chen, and W. Chen, "Zero-voltage-switching PWM hybrid full-bridge three-level converter," *IEEE Trans. Power Electron.*, vol. 20, no. 2, pp. 395–404, Mar. 2005.
- [5] M. Pahlevaninezhad, P. Das, J. Drobnik, P. K. Jain, and A. Bakhshai, "A novel ZVZCS full-bridge dc-dc converter used for electric vehicles," *IEEE Trans. Power Electron.*, vol. 27, no. 6, pp. 2752–2769, Jun. 2012.

- [6] A. F. Bakan, N. Altintaş, and I. Aksoy, "An improved PSFB PWM DC–DC converter for high-power and frequency applications," *IEEE Trans. Power Electron.*, vol. 28, no. 1, pp. 64–74, Jan. 2013.
- [7] X. Zhang, H. S. Chung, X. Ruan, and A. Ioinovici, "A ZCS full-bridge converter without voltage overstress on the switches," *IEEE Trans. Power Electron.*, vol. 25, no. 3, pp. 686–698, Mar. 2010.
- [8] N. Teerakawanich and C. M. Johnson, "A new resonant gate driver with bipolar gate voltage and gate energy recovery," in *Proc. IEEE Appl. Power Electron. Conf.*, 2013, pp. 2424–2428.
- [9] Z. Zhang, P. Xu, and Y. F. Liu, "Adaptive continuous current source drivers for 1-MHz boost PFC converters," *IEEE Trans. Power Electron.*, vol. 28, no. 5, pp. 2457–2467, May 2013.
- [10] H. Fujita, "A resonant gate-drive circuit with optically isolated control signal and power supply for fast-switching and high-voltage power semiconductor devices," *IEEE Trans. Power Electron.*, vol. 28, no. 11, pp. 5423– 5430, Nov. 2013.
- [11] J. T. Strydom, M. A. de Rooij, and J. D. van Wyk, "A comparison of fundamental gate-driver topologies for high frequency applications," in *Proc. IEEE Appl. Power Electron. Conf.*, 2004, pp. 1045–1052.
- [12] Z. Zhang, W. Eberle, Z. Yang, Y. F. Liu, and P. C. Sen, "Optimal design of resonant gate driver for buck converter based on a new analytical loss model," *IEEE Trans. Power Electron.*, vol. 23, no. 2, pp. 653–666, Mar. 2008.
- [13] M. M. Swamy, T. Kume, and N. Takada, "An efficient resonant gate-drive scheme for high-frequency applications," *IEEE Trans. Power Electron.*, vol. 48, no. 4, pp. 1418–1431, Jul./Aug. 2012.
- [14] P. Anthony, N. McNeill, and D. Holliday, "A first approach to a design method for resonant gate driver architectures," *IEEE Trans. Power Electron.*, vol. 27, no. 8, pp. 3855–3868, Aug. 2012.
- [15] P. Anthony, N. McNeill, and D. Holliday, "High-speed resonant gate driver with controlled peak gate voltage for silicon carbide MOSFETs," in *Proc. IEEE Energy Convers. Congr. Expo.*, 2012, pp. 2961–2968.
- [16] P. Dwane, D. O 'Sullivan, and M. G. Egan, "An assessment of resonant gate drive techniques for use in modern low power dc-dc converters," in *Proc. IEEE Appl. Power Electron. Conf.*, 2005, vol. 3, pp. 1572–1580.
- [17] T. López, G. Sauerlaender, T. Duerbaum, and T. Tolle, "A detailed analysis of a resonant gate driver for PWM applications," in *Proc. IEEE Appl. Power Electron. Conf.*, 2003, pp. 873–878.
- [18] X. Zhou, Z. Liang, and A. Huang, "A high-dynamic range current source gate driver for switching-loss reduction of high-side switch in buck converter," *IEEE Trans. Power Electron.*, vol. 25, no. 6, pp. 1439–1443, Jun. 2010.
- [19] D. Maksimovic, "A MOS gate drive with resonant transitions," in *Proc. IEEE Power Electron. Spec. Conf.*, 1991, pp. 527–532.
- [20] Y. Chen, F. Lee, L. Amoroso, and H. P. Wu, "A resonant MOSFET gate driver with efficient energy recovery," *IEEE Trans. Power Electron.*, vol. 19, no. 2, pp. 470–477, Mar. 2004.
- [21] W. Eberle, Y. F. Liu, and P. C. Sen, "A new resonant gate-drive circuit with efficient energy recovery and low conduction loss," *IEEE Trans. Ind. Electron.*, vol. 55, no. 5, pp. 2213–2221, May 2008.
- [22] I. D. de Vries, "A resonant power MOSFET/IGBT gate driver," in Proc. IEEE Appl. Power Electron. Conf., 2002, pp. 179–185.
- [23] S. Pan and P. K. Jain, "A new pulse resonant MOSFET gate driver with efficient energy recovery," in *Proc. IEEE Power Electron. Spec. Conf.*, 2006, pp. 1–5.
- [24] H. Fujita, "A resonant gate-drive circuit capable of high-frequency and high-efficiency operation," *IEEE Trans. Power Electron.*, vol. 25, no. 4, pp. 962–969, Apr. 2010.
- [25] Z. Yang, S. Ye, and Y. F. Liu, "A new dual-channel resonant gate drive circuit for low gate drive loss and low switching loss," *IEEE Trans. Power Electron.*, vol. 23, no. 3, pp. 1574–583, May 2008.
- [26] Q. Li and P. Wolfs, "The power loss optimization of a current fed ZVS two-inductor boost converter with a resonant transition gate drive," *IEEE Trans. Power Electron.*, vol. 21, no. 5, pp. 1253–263, Sep. 2006.
- [27] Y. Ren, M. Xu, Y. Meng, and F. C. Lee, "12V VR efficiency improvement based on two-stage approach and a novel gate driver," in *Proc. IEEE Power Electron. Spec. Conf.*, 2005, pp. 2635–2641.
- [28] K. Yao and F. C. Lee, "A novel resonant gate driver for high frequency synchronous buck converters," *IEEE Trans. Power Electron.*, vol. 17, no. 2, pp. 180–186, Mar. 2002.
- [29] Z. Yang, S. Ye, and Y. F. Liu, "A new resonant gate drive circuit for synchronous buck converter," *IEEE Trans. Power Electron.*, vol. 22, no. 4, pp. 1311–1320, Jul. 2007.
- [30] S. C. Tang, S. Y. Hui, and H. S.-H. Chung, "Coreless printed circuit board (PCB) transformers with multiple secondary windings for complementary gate drive circuits," *IEEE Trans. Power Electron.*, vol. 14, no. 3, pp. 431– 437, May 1999.

- [31] T. T. Song, H. Wang, H. S. H. Chung, S. Tapuhi, and A. Ioinovici, "A high-voltage ZVZCS DC-DC converter with low voltage stress," *IEEE Trans. Power Electron.*, vol. 23, no. 6, pp. 2630–2647, Nov. 2008.
- [32] T. T. Song, N. Huang, and A. Ioinovici, "A zero-voltage and zero-current switching three-level DC-DC converter with reduced rectifier voltage stress and soft-switching-oriented optimized design," *IEEE Trans. Power Electron.*, vol. 21, no. 5, pp. 1204–1212, Sep. 2006.
- [33] K. Jin, M. Xu, Y. Sun, D. Sterk, and F. C. Lee, "Evaluation of self-driven schemes for a 12-V self-driven voltage regulator," *IEEE Trans. Power Electron.*, vol. 24, no. 10, pp. 2314–2322, Oct. 2009.
- [34] M. Bathily, B. Allard, and F. Hasbani, "A 200-MHz integrated buck converter with resonant gate drivers for an RF power amplifier," *IEEE Trans. Power Electron.*, vol. 27, no. 2, pp. 610–613, Feb. 2012.
- [35] P. Shamsi and B. Fahimi, "Design and development of very high frequency resonant DC-DC boost converters," *IEEE Trans. Power Electron.*, vol. 27, no. 8, pp. 3725–3733, Aug. 2012.
- [36] J. M. Rivas, Y. Han, O. Leitermann, A. D. Sagneri, and D. J. Perreault, "A high-frequency resonant inverter topology with low-voltage stress," *IEEE Trans. Power Electron.*, vol. 23, no. 4, pp. 1759–1771, 2008.



Zhiliang Zhang (S'03–M'09) received the B.Sc. and M.Sc. degrees in electrical and automation engineering from the Nanjing University of Aeronautics and Astronautics (NUAA), Nanjing, China, in 2002 and 2005, respectively, and the Ph.D. degree from the Department of Electrical and Computer Engineering, Queen's University, Kingston, ON, Canada, in 2009.

In June 2009, he joined NUAA, where he is currently a Professor with Aero-Power Sci-Tech Center. His research interests include high-frequency dc–dc converters, power integrated circuit, digital control topics and groups he generate corruing systems.

techniques for power electronics, and renewable energy conversion system.

Dr. Zhang worked as a Design Engineering Intern from June to September 2007 at Burlington Design Center, VT, Linear Technology Corporation. He was a winner of "United Technologies Corporation Rong Hong Endowment" in 1999.



Fei-Fei Li received the B.S. degree in electrical engineering from the Nanjing University of Aeronautics and Astronautics, Nanjing, China, in 2011, where he is currently working toward the M.S. degree with the Aero-Power Sci-Tech Center.

His research interests include resonant gate driver techniques, dc–dc converters, and battery energy storage system.



Yan-Fei Liu (M'94–SM'97–F'13) received the Ph.D. degree from the Department of Electrical and Computer Engineering, Queen's University, Kingston, ON, Canada, in 1994.

From February 1994 to July 1999, he worked as a Technical Advisor with the Advanced Power System Division of Nortel Networks. In 1999, he joined Queen's University, where he is currently a Professor in the Department of Electrical and Computer Engineering. His research interests include digital control technologies for high-efficiency, fast dynamic

response dc-dc switching converter and ac-dc converter with power factor correction, resonant converters and server power supplies, and LED drivers. He holds 22 U.S. patents and has published more than 130 technical papers in IEEE Transactions and conferences. He is also a principal contributor for two IEEE standards.

Dr. Liu has been an Editor of the IEEE JOURNAL OF EMERGING AND SELECTED TOPICS OF POWER ELECTRONICS since 2012, an Associate Editor for the IEEE TRANSACTIONS ON POWER ELECTRONICS since 2001, an Editor-in-Chief for Special Issue of Power Supply on Chip of the IEEE TRANSACTIONS ON POWER ELECTRONICS from 2011 to 2013, as well as Technical Program Cochair for the 2011 IEEE Energy Conversion Congress and Exposition. He has been serving as the Chair of the PELS Technical Committee on Control and Modeling Core Technologies since 2013. He served as the Chair of the PELS Technical Committee on Power Conversion Systems and Components from 2009 to 2012.