# An Electrolytic Capacitor-Free Half Bridge Class-D Audio Amplifier System Without Bus-Voltage Pumping

Xiang Zhou<sup>®</sup>, *Member, IEEE*, Duo Xu<sup>®</sup>, Yue Wang<sup>®</sup>, Laili Wang<sup>®</sup>, *Senior Member, IEEE*, Yan-Fei Liu<sup>®</sup>, *Fellow, IEEE*, and Paresh C. Sen, *Life Fellow, IEEE* 

Abstract—Conventional half bridge class-D audio amplifier (HB-CDAA) systems typically suffer from serious bus-voltage pumping. Such a bus-voltage pumping increases the device stress and deteriorates the total harmonic distortion and noise (THD+N) of HB-CDAA. To reduce the bus-voltage pumping of HB-CDAA system, large electrolytic capacitors are usually required at the input of downstream HB-CDAA, which seriously affects the power density of HB-CDAA system. In this article, an electrolytic capacitorfree HB-CDAA system without bus-voltage pumping is proposed, which consists of a front-end bipolar-symmetric-outputs (BSO) bidirectional dc-dc converter and a downstream HB-CDAA. By providing a bidirectional current flowing path in the front-end dc-dc converter, the bus-voltage pumping of the HB-CDAA system is eliminated without using large electrolytic capacitors. Zero voltage switching (ZVS) of all switches in the front-end BSO dc-dc converter can be achieved over the full audio load range. Compared with the HB-CDAA system with a unidirectional front-end dc-dc converter, the proposed audio amplifier system benefits from high power density, low-output voltage THD+N, and voltage stress of switches. The bus-voltage pumping problem is identified, the operation of the proposed HB-CDAA system is analyzed, and the design parameters of the converter are derived to ensure ZVS of all switches. Experimental results with a 40-W prototype of the proposed audio amplifier system are presented to verify the design.

*Index Terms*—Bus-voltage pumping, class-D audio amplifier, dc–dc converter, soft switching.

## I. INTRODUCTION

N RECENT years, class-D power amplifiers have attracted more and more attention in audio amplifier applications due

Manuscript received September 28, 2020; revised November 21, 2020; accepted January 2, 2021. Date of publication January 6, 2021; date of current version May 5, 2021. This work was supported by the China Postdoctoral Science Foundation under Grant 2020M673397. Recommended for publication by Associate Editor O. Lucia. (*Corresponding author: Laili Wang.*)

Xiang Zhou and Laili Wang are with the State Key Laboratory of Electrical Insulation and Power Equipment, Xi'an Jiaotong University, Xi'an 710049, China (e-mail: zhouxiang06@xjtu.edu.cn; llwang@mail.xjtu.edu.cn).

Duo Xu is with the School of Electrical Engineering, Southwest Jiaotong University, Chengdu 611756, China, and also with the Key Laboratory of Magnetic Suspension Technology and Maglev Vehicle, Ministry of Education, Chengdu 611756, China (e-mail: duoxu215@163.com).

Yue Wang is with the Silergy Semiconductor Technology (Chengdu) Co., Ltd., Chengdu 610041, China (e-mail: wy\_pece@163.com).

Yan-Fei Liu and Paresh C. Sen are with the Department of Electrical and Computer Engineering, Queen's University, Kingston, ON K7L 3N6, Canada (e-mail: yanfei.liu@queensu.ca; senp@queensu.ca).

Color versions of one or more of the figures in this article are available online at https://doi.org/10.1109/TPEL.2021.3049596.

Digital Object Identifier 10.1109/TPEL.2021.3049596

to its low total harmonic distortion and noise (THD+N), small volume, high power density, and high conversion efficiency [1]. In some portable audio amplifier, home audio amplifier, professional audio amplifier, and car audio amplifier applications, many audio speakers are usually used to provide high fidelity and stereophonic sound. Each speaker requires one audio amplifier [2], [3]. There are two types of class-D audio amplifiers, full-bridge class-D audio amplifier (FB-CDAA) and half bridge class-D audio amplifier (HB-CDAA). Compared with FB-CDAA, HB-CDAA is more popular in multispeaker audio amplifier system, because the number of switches and driver ICs of HB-CDAA is half of that of FB-CDAA [4], [5].

Usually, switching power supplies are used as the front-end power supply to provide a stable bus voltage to the audio amplifier system [1]. A high-quality front-end power supply is required for low THD+N of the audio amplifier [6]-[9]. Generally, in audio amplifier systems, an isolated front-end dcdc converter is used in grid powered applications. Nonisolated dc-dc converters can be used in the battery-powered applications or as the second stage dc-dc converter connected to a front-end isolated PFC converter. In a nonisolated dc-dc converter, a boost converter or buck converter can be used as front-end converter for HB-CDAA system. However, the HB-CDAA system with unipolar front-end converter suffers from drawbacks such as requirement of common-mode reference generator, high-power supply rejection ratio (PSRR), and large dc blocking capacitor [10], [11]. Furthermore, for HB-CDAA system with unipolar front-end converter, large dc blocking electrolytic capacitor is required to prevent speaker damage from a large dc voltage. This is not desired for compact size design of audio amplifier system [11].

Compared with HB-CDAA system with front-end unipolar dc–dc converter, HB-CDAA system with front-end symmetric bipolar power supply can remove large dc blocking capacitor, which improves its power density. In [11]–[14], boost and buck–boost converters are used as bipolar front-end dc–dc converter to provide positive and negative output voltage, respectively. In [15], a bipolar dc–dc converter based on conventional three-level-boost is proposed. In [16] and [17], a bipolar output dc–dc converter with two transformer secondaries is proposed for the HB-CDAA system, which achieves ZVS of switches and has no dc magnetizing current for the transformer.

0885-8993 © 2021 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See https://www.ieee.org/publications/rights/index.html for more information.



Fig. 1. Circuit diagram of a multichannels CDAA system in [31].

Unidirectional dc–dc converters are usually used as the frontend converter for HB-CDAA system in [11]–[18], which has severe bus-voltage pumping on power supply of class-D amplifier [19]. When output audio frequency is lower than 200 Hz, the pumping voltage can become several times greater than the bus voltage, which increases device voltage stress. In addition, high power supply ripple has negative effects on output THD+N of audio amplifier [20]. Thus, large electrolytic capacitors are generally used to reduce the bus-voltage pumping in HB-CDAA systems.

In [21]–[24], several control strategies have been proposed to achieve high PSRR to improve THD+N of audio amplifiers. However, if bus-voltage pumping is severe or the bipolar power supply of HB-CDAA is asymmetric, higher PSRR is required to maintain the same THD+N of an audio amplifier system with a stable bipolar power supply. This increases complexity of the audio amplifier controller. In order to reduce the complexity of the controller, a HB-CDAA system with front-end symmetric bipolar outputs LLC dc-transformer (DCX) converter is presented in [25]. However, unidirectional DCX cause severe bus-voltage pumping, which reduces the system efficiency and increases the voltage stress of the class-D audio amplifier [25]. A bidirectional DCX is presented in [26] to eliminate the bus-voltage pumping in HB-CDAA system. As a front-end DCX cannot adjust output voltage, the bus-voltage pumping is transferred to the input power supply, large electrolytic capacitors are still required at the input power supply to provide a relatively stable bus voltage for downstream HB-CDAA [26].

For the high-frequency-link audio amplifier systems proposed in [27]–[30], a bidirectional current flowing path is provided to reduce bus-voltage pumping. However, multi speakers are usually required to generate high fidelity and stereophonic sound in audio amplifier system. For example, ten speakers are required in a Dolby Atmos 7. 1. 6 system [3]. If ten high-frequency-link audio amplifiers are used, more than 80 switches are required in total, which has very high cost.

Generally, in a CDAA system, both individual mode and bridge mode are supported in multichannels CDAA products [5], [31], [32]. Individual mode operates with HB-CDAA, which is suitable for light load. Bridge mode operates with FB-CDAA, which consists of two individual HB-CDAA and are suitable for heavy load. As shown in Fig. 1, *N* HB-CDAAs can drive *N* speakers with individual mode as shown in blue speakers, or *N* 

HB-CDAAs can drive *N*/2 speakers with bridge mode as shown in yellow speakers. For example, a 16 channels CDAA system only can run a Dolby Atmos 7.1 system with FB mode, but with individual mode, an 8 channels CDAA system is enough for a Dolby Atmos 7.1 system [31], [32].

As most of CDAA products support HB-CDAA individual mode, a front-end symmetric bipolar outputs dc–dc converter with no bus-voltage pumping and without large electrolytic capacitors is a prospective solution in establishing the CDAA system.

In this article, an electrolytic capacitor-free HB-CDAA system with bus-voltage pumping elimination is proposed. In the proposed audio amplifier system, ZVS of switches of front-end converter can be achieved over the entire load current range. The front-end converter has step-up or down bipolar symmetric voltage gains. Therefore, high efficiency, high power density, and low output voltage THD+N are achieved.

The rest of this article is organized as follows. Section II analyses the bus-voltage pumping problem of conventional HB-CDAA systems. Operation principle of the proposed HB-CDAA system is presented in Section III. Steady state analysis, including voltage gain, voltage, and current stress and soft switching condition, are given in Section IV. Section V presents the controller design. Experimental results and conclusion are given in Sections VI and VII, respectively.

## II. ANALYSIS OF BUS-VOLTAGE PUMPING IN THE CONVENTIONAL HB-CDAA

## A. Bus-Voltage Pumping in HB-CDAA

Fig. 2 shows an HB-CDAA system with a front-end unidirectional bipolar output dc–dc converter. If the ripple current is neglected, the load current  $i_{speaker}$  flowing through the speaker is equal to current  $i_{Lo}$ , and  $i_{Lo}$  is equal to  $i_{Sa}-i_{Sb}$ . The HB-CDAA system can therefore be considered as a load of the front-end bipolar output dc–dc converter, that are two current sources  $i_{load,p}$  and  $i_{load,n}$  shown in Fig. 3(a) and (b).

From Fig. 3 it can be known that when  $i_{load,p} < 0$ , current  $i_{load,p}$  is blocked by diodes  $D_1$ , and when  $i_{load,n} < 0$ , current  $i_{load,n}$  is blocked by diodes  $D_2$ . Thus, the output capacitors  $C_{pos}$  and  $C_{neg}$  of the front-end converter are charged and produce bus-voltage pumping.



Fig. 2. HB-CDAA system with a front-end unidirectional bipolar output dc–dc converter.



Fig. 3. Bus-voltage pumping of a conventional HB-CDAA system. (a) Current flowing paths in conventional HB-CDAA system when current  $i_{Lo}$  is positive. (b) Current flowing paths in the conventional HB-CDAA system when current  $i_{Lo}$  is negative.

From [25],  $i_{load,p}$  and  $i_{load,n}$  are obtained as

$$\begin{cases} i_{load,p}(t) = \left[\frac{1}{2} + \frac{1}{2}m\sin(\omega t)\right] \frac{mV_{bus}\sin(\omega t+\varphi)}{|Z_{speaker}|} \\ i_{load,n}(t) = -\left[\frac{1}{2} - \frac{1}{2}m\sin(\omega t)\right] \frac{mV_{bus}\sin(\omega t+\varphi)}{|Z_{speaker}|}. \end{cases}$$
(1)

Thus, pumping voltages across bus capacitors  $C_{pos}$  and  $C_{neg}$  are

$$\Delta v_{pos} = \frac{\int_{\frac{\pi-\varphi}{\omega}}^{\frac{\pi-\varphi}{\omega}} -i_{load,p}(t)dt}{C_{pos}} = \frac{mV_{pos}(4-m\pi\cos\varphi)}{8\pi f_o \left|Z_{speaker}\right|C_{pos}}$$
(2)





Fig. 4. HB-CDAA system with conventional unidirectional bipolar front-end dc-dc converter and its key waveforms. (a) HB-CDAA system with conventional unidirectional bipolar front-end dc-dc converter in [12]–[14]. (b) Key simulated waveforms in PSIM.

$$\Delta v_{neg} = \frac{\int_{\frac{-\varphi}{\omega}}^{\frac{\pi-\varphi}{\omega}} -i_{load,n}(t)dt}{C_{neg}} = \frac{|-mV_{neg}(4-m\pi\cos\varphi)|}{8\pi f_o |Z_{speaker}| C_{neg}}$$
(3)

where *m* is the modulation index of the class-D audio amplifier,  $V_{bus}$  is the power supply voltage of the class-D audio amplifier, which equals to the magnitude of  $V_{pos}$  and  $V_{neg}$ ,  $\omega$  is the angular frequency of the output voltage of the audio amplifier,  $\varphi$  is the phase difference between the output current and output voltage of the audio amplifier, and  $Z_{speaker}$  is the impedance of the speaker.

If bus-voltage pumping voltage  $\Delta v_{pos} = \Delta v_{neg} = 24$  V is expected, when m = 0.74,  $V_{pos} = 24$  V,  $|Z_{speaker}| = 4 \Omega$ ,  $\varphi = \pi/6$ , and  $f_o = 20$  Hz, capacitors with capacitance  $C_{pos} = C_{neg} = 736 \ \mu$ F/48 V are required. Accordingly, the power density of the audio amplifier system is reduced with such a large electrolytic capacitor.

Fig. 4(a) shows a conventional HB-CDAA system with a typical unidirectional bipolar front-end dc–dc converter in [12]–[14]. A boost converter is used to provide positive bus voltage



Fig. 5. Diagram of current flowing paths in a HB-CDAA system with bidirectional bipolar front-end dc–dc converter. (a) When load current  $i_o > 0$ . (b) When load current  $i_o < 0$ .

for downstream HB-CDAA, and a buck–boost converter is used to provide negative bus voltage.

As shown in Fig. 4(b), it still has severe bus-voltage pumping although 1200- $\mu$ F bus capacitors are used. When bus-voltage pumping is occurred and positive bus voltage is higher than the designed positive bus voltage, the boost converter would reduce its duty cycle to approximately zero and stop transferring energy from input to output. Similarly, the buck–boost converter would also reduce its duty cycle to approximately zero and stop transferring energy from input to output when negative bus voltage is lower than designed negative bus voltage. As unidirectional bipolar front-end dc–dc converter can only transfer power from input to load when there is no bus-voltage pumping, peak values of inductor currents  $i_{L1}$  and  $i_{L2}$  become very large, which increases current stress and reduces efficiency of the audio amplifier system.

## B. Elimination of Bus-Voltage Pumping of HB-CDAA

Compared with conventional HB-CDAA as shown in Fig. 4(a), a bidirectional current flowing path is provided in a HB-CDAA system with a bidirectional bipolar front-end dc–dc converter. According to (1), Fig. 5(a) and (b) shows current flowing paths when load current  $i_o > 0$  and  $i_o < 0$ , respectively. When  $i_{load,n} < 0$ , the bidirectional front-end dc–dc converter would provide a current flowing path for  $i_{load,n}$  to keep the negative bus voltage stable. When the current  $i_{load,p} < 0$ , backward current from  $i_{load,p}$  would flows through the bidirectional front-end dc–dc converter to keep positive bus voltage stable. Thus, the bus-voltage pumping is eliminated.



Fig. 6. Proposed HB-CDAA system and its key waveforms. (a) The proposed HB-CDAA system. (b) Key simulated waveforms in PSIM.

Conventional designs utilize large bus capacitor to tackle with bus-voltage pumping [25]. However, the large volume of the electrolytic capacitor would also reduce the power-density of the amplifier system. If the bidirectional current flowing paths are provided in the front-end dc–dc converter, the bus-voltage pumping can be eliminated. A soft-switching bidirectional DCX is presented in [26] to eliminate the bus-voltage pumping; however, this DCX cannot adjust output voltage. This means the bus-voltage pumping is transferred to the input power supply, and large electrolytic capacitors are still required at the input.

In order to overcome the defects faced by conventional solutions, a novel HB-CDAA system is proposed in this article, which benefits from the bus-voltage pumping elimination, electrolytic capacitor-free in the whole HB-CDAA system, and soft-switching in the front-end dc-dc converter. The detailed description and analysis are described in the following.

## III. OPERATION OF THE PROPOSED HB-CDAA SYSTEM

Fig. 6(a) shows the proposed HB-CDAA system, which consists of bidirectional front-end dc-dc converter and a down-stream HB-CDAA. In Fig. 6(a),  $i_{pos}$  and  $i_{neg}$  represent the simultaneous currents flowing through switches  $S_a$  and  $S_b$ ,



Fig. 7. Equivalent circuit of the proposed HB-CDAA system when down-stream class-D is considered as current sources.

respectively. Fig. 6(b) shows that there is no bus-voltage pumping when 47- $\mu$ F bus capacitors  $C_2$  and  $C_3$  are used. As the front-end dc–dc converter works well all time, currents  $i_{L1}$  and  $i_{L2}$  are smaller than their counterparts shown in Fig. 4(b), which decreases current stress and improves efficiency.

Fig. 7 shows the equivalent circuit of the proposed HB-CDAA system when a downstream class-D is considered as current sources. In Fig. 7,  $i_{load,p}$  and  $i_{load,n}$  represent the equivalent load currents at the positive and negative outputs of the proposed front-end dc–dc converter, respectively, when the downstream HB-CDAA is considered as current sources. To simplify the analysis of the proposed HB-CDAA system, the following assumptions are made and small-ripple approximation can be assumed [33].

- 1) All switches and corresponding body diodes are considered as ideal devices with identical output capacitance  $(C_{oss,s1} = C_{oss,s2} = C_{oss,s3} = C_{oss}).$
- 2) Capacitors  $C_1 = C_2 = C_3$  and are large enough that the voltage ripple across them can be neglected.

As the average current  $i_{L2}$  is equal to load current  $i_{load,p}$ , when  $i_{load,p} > 0$  and  $i_{load,p} < 0$ , the operation modes of the proposed HB-CDAA system are different.

Fig. 8(a) and (b) shows key waveforms of the proposed HB-CDAA system when  $i_{load,p} > 0$  and  $i_{load,p} < 0$ , respectively, where  $t_d$  is dead time between the driving signal of switches  $S_1$  and  $S_2 \sim S_3$ . When the dead time  $t_d$  is neglected, the driving signals of switches  $S_1$  and  $S_2 \sim S_3$  are complementary. As the operation modes of the proposed HB-CDAA system are similar when  $i_{load,p} > 0$  and  $i_{load,p} < 0$ , only the operation modes when  $i_{load,p} > 0$  are analyzed.

In a steady state with  $i_{load,p} > 0$ , the proposed HB-CDAA system has four operation modes, as shown in Fig. 9.

*Mode 1*  $[t_0-t_1]$ : Mode 1 is dead time mode. In this mode, switch  $S_1$  is turned OFF and the body diodes of switches  $S_2$  and  $S_3$  are turned ON to provide flowing path for freewheeling currents  $i_{L2}$  and  $i_{L1}$ .

As mode 1 is very short,  $i_{L1}$  and  $i_{L2}$  are positive and can be regarded as constant. The output capacitors of switches  $S_2$ and  $S_3$  are discharged, and the output capacitors of switch  $S_1$ are charged. When the output capacitors of switches  $S_2$  and  $S_3$ are discharged completely, the body diode of switches  $S_2$  and  $S_3$  are turned ON and the voltages across switches  $S_2$  and  $S_3$  are zero. Mode 1 ends when switches  $S_2$  and  $S_3$  are turned ON at time  $t_1$ .



Fig. 8. Key waveforms of the proposed HB-CDAA system. (a) Key waveforms when  $i_{load,p} > 0$ . (b) Key waveforms when  $i_{load,p} < 0$ .

To achieve zero voltages across switches  $S_2$  and  $S_3$  by the end of mode 1, the following condition should be met:

$$\int_{t_0}^{t_1} i_{L1}(t)dt + \int_{t_0}^{t_1} i_{L2}(t)dt \approx [i_{L1}(t_1) + i_{L2}(t_1)] \cdot t_d$$
  
>  $v_{ds1}(t_0) \cdot C_{oss, s_1} + v_{ds2}(t_1)$   
 $\cdot C_{oss, s_2} + v_{ds3}(t_1) \cdot C_{oss, s_3}.$  (4)

*Mode* 2  $[t_1-t_2]$ : At time  $t_1$ , as voltages across switches  $S_2$  and  $S_3$  are zero, therefore ZVS turn-ON of switches  $S_2$  and  $S_3$  can be achieved. Currents  $i_{L1}$  and  $i_{L2}$  decrease and satisfy  $(i_{L1}+i_{L2}) < 0$  at time  $t_2$ .  $V_{C1}$  equals to  $-V_{C3}$  because capacitor  $C_1$  is in parallel with capacitor  $C_3$ . In this mode, currents  $i_{L1}$  and  $i_{L2}$  are given as

$$i_{L1}(t) = i_{L1}(t_1) + \frac{V_{C3}}{L_1}t$$
(5)

$$i_{L2}(t) = i_{L2}(t_1) - \frac{V_{C2}}{L_2}t.$$
 (6)



Fig. 9. Operation modes of the proposed HB-CDAA system. (a) Mode 1. (b) Mode 2. (c) Mode 3. (d) Mode 4.

Voltages  $V_{C1}$  and  $V_{C3}$  satisfy the following condition:

$$V_{C1} + V_{C3} = 0. (7)$$

Mode 2 ends when switches  $S_2$  and  $S_3$  are turned OFF at time  $t_2$ .

*Mode 3*  $[t_2-t_3]$ : Mode 3 is dead time mode. At time  $t_2$ , switches  $S_2$  and  $S_3$  are turned OFF. Because  $(i_{L1}+i_{L2}) < 0$ , after switches  $S_1$ - $S_2$  are turned OFF, the body diode of switch  $S_1$  is turned ON to provide flowing a path for the freewheeling current

 $(i_{L1}+i_{L2})$ . As mode 3 is very short,  $i_{L1}$  and  $i_{L2}$  can be regarded as constant. The output capacitor of switch  $S_1$  is discharged, and the output capacitors of switches  $S_2$  and  $S_3$  are charged since  $(i_{L1}+i_{L2}) < 0$ . When the output capacitor of switch  $S_1$  is completely discharged, the voltage across switch  $S_1$  is zero, and the body diode of switch  $S_1$  is turned ON.

To achieve zero voltage across switch  $S_1$  by the end of mode 3, the following condition should be met:

$$\int_{t_2}^{t_3} -[i_{L1}(t) + i_{L2}(t)]dt \approx -[i_{L1}(t_3) + i_{L2}(t_3)] \cdot t_d$$
  
>  $v_{ds1}(t_2) \cdot C_{oss, s_1} + v_{ds2}(t_3)$   
 $\cdot C_{oss, s_2} + v_{ds3}(t_3) \cdot C_{oss, s_3}.$  (8)

Mode 3 ends when switch  $S_1$  is turned ON at time  $t_3$ .

*Mode 4* [ $t_3$ - $t_4$ ]: At time  $t_3$ , as the voltage across switch  $S_1$  is zero, ZVS turn-ON of switch  $S_1$  can be achieved. Currents  $i_{L1}$  and  $i_{L2}$  increase to positive.

In this mode, currents  $i_{L1}$  and  $i_{L2}$  are given by

$$i_{L1}(t) = i_{L1}(t_3) + \frac{V_{in}}{L_1}t \tag{9}$$

$$i_{L2}(t) = i_{L2}(t_3) + \frac{V_{in} + V_{C1} - V_{C2}}{L_2}t.$$
 (10)

Mode 4 ends when switch  $S_1$  is turned OFF at time  $t_4$ .

## IV. STEADY-STATE CHARACTERISTICS OF THE PROPOSED HB-CDAA SYSTEM

## A. Voltage Gain Analysis

If the dead time  $t_d$  is neglected, the proposed HB-CDAA system has two operation modes, mode 2 and 4, within each switching period. In a steady state, the volt-second balance of  $L_1$  gives

$$V_{in}dT + V_{C3}(1-d)T = 0.$$
 (11)

Thus, the voltage across capacitor  $C_3$  is given by

$$V_{C3} = -\frac{d}{1-d}V_{in}.$$
 (12)

Volt-second balance of  $L_2$  gives

$$(V_{in} + V_{C1} - V_{C2})dT + (-V_{C2})(1 - d)T = 0.$$
(13)

Substituting (7) into (12) gives

$$V_{C1} = \frac{d}{1 - d} V_{in}.$$
 (14)

Substituting (14) into (13) gives

$$V_{C2} = \frac{d}{1-d} V_{in}.$$
 (15)

From (12) and (15), the gains of the bipolar symmetric outputs of the front-end BSO dc–dc converter can be obtained as

$$G_n = \frac{V_n}{V_{in}} = \frac{V_{C3}}{V_{in}} = -\frac{d}{1-d}$$
(16)

$$G_p = \frac{V_p}{V_{in}} = \frac{V_{C2}}{V_{in}} = \frac{d}{1-d}.$$
 (17)



Fig. 10. Equivalent circuit of the proposed HB-CDAA system when the downstream class-D is considered as resistor.

From (16) and (17), it can be known that  $G_p = -G_n$ , i.e., bipolar-symmetric-outputs with step-up/down are obtained.

## B. Voltage and Current Stress Analysis

Fig. 10 shows the equivalent circuit of the proposed HB-CDAA system.

As shown in Fig. 10, as voltages  $V_{C2}$  and  $V_{C3}$  of the front-end dc–dc converter are constant, the downstream HB-CDAA load can be considered as resistors, as given below

$$R_{p} = \frac{V_{C2}}{i_{load,p}}, R_{n} = \frac{V_{C3}}{-i_{load,n}}.$$
 (18)

The voltage stress of switches  $S_1$ ,  $S_2$ , and  $S_3$  can be obtained from modes 2 and 4 as

$$V_{stress,S_1} = V_{stress,S_2} = V_{in} - V_{C3} = \frac{1}{1-d} V_{in}$$
(19)

$$V_{stress,S_3} = V_{in} + V_{C1} = \frac{1}{1-d} V_{in}.$$
 (20)

According to the ampere-second balance of  $C_1$  and  $C_2$ , at node C, average current  $I_{L2}$  is

$$I_{L2} = \frac{V_p}{R_p} = \frac{dV_{in}}{(1-d)R_p}$$
(21)

and at node D, average current  $I_{S3}$  is

$$I_{S3} = I_{L2} = \frac{dV_{in}}{(1-d)R_p}.$$
(22)

According to ampere-second balance of  $C_3$ , at node D, average current  $I_{S2}$  is

$$I_{S2} = \frac{V_n}{R_n} = -\frac{dV_{in}}{(1-d)R_n}.$$
 (23)

From power conservation, the following equation is derived:

$$V_{in}I_{S1} = \frac{V_p^2}{R_p} + \frac{V_n^2}{R_n} = \frac{d^2 V_{in}^2 (R_p + R_n)}{(1 - d)^2 R_p R_n}.$$
 (24)

From (24), average current  $I_{S1}$  is

$$I_{S1} = \frac{d^2 V_{in}(R_p + R_n)}{(1 - d)^2 R_p R_n}.$$
(25)

At node A, average current  $I_{S1}$  satisfied

$$I_{L1} = I_{S1} - I_{S2}. (26)$$

Substituting (23) and (25) into (26) gives

$$I_{L1} = \frac{d^2 V_{in} R_n + dV_{in} R_p}{\left(1 - d\right)^2 R_p R_n}.$$
(27)

As can be known from the operation mode analysis, ZVS turn-ON of switch  $S_1$  can be achieved when  $(i_{L1}+i_{L2}) < 0$  at time  $t_3$ , and ZVS turn-ON of switches  $S_2$  and  $S_3$  can be achieved when  $(i_{L1}+i_{L2}) > 0$  at time  $t_1$ . In the proposed HB-CDAA system, the current ripples of inductors  $L_1$  and  $L_2$  are

$$\Delta i_{L1} = \frac{V_{in}dT}{2L_1} \tag{28}$$

$$\Delta i_{L2} = \frac{V_{C2}(1-d)T}{2L_2}.$$
(29)

Thus, the minimum and maximum currents flowing through inductors  $L_1$  and  $L_2$  are obtained as

$$i_{L_1,\min} = I_{L_1} - \frac{V_{in}}{2L_1} dT = \frac{d^2 V_{in} R_n + dV_{in} R_p}{(1-d)^2 R_p R_n} - \frac{V_{in}}{2L_1} dT$$
(30)

$$i_{L_1,\max} = I_{L_1} + \frac{V_{in}}{2L_1} dT = \frac{d^2 V_{in} R_n + dV_{in} R_p}{\left(1 - d\right)^2 R_p R_n} + \frac{V_{in}}{2L_1} dT$$
(31)

$$\dot{v}_{L_{2},\min} = I_{L_{2}} - \frac{V_{in} + V_{C1} - V_{C2}}{2L_{2}} dT 
= \frac{dV_{in}}{(1-d)R_{p}} - \frac{V_{in}}{2L_{2}} dT$$

$$i_{L_{2},\max} = I_{L_{2}} + \frac{V_{in} + V_{C1} - V_{C2}}{2L_{2}} dT 
= \frac{dV_{in}}{(1-d)R_{p}} + \frac{V_{in}}{2L_{2}} dT.$$
(32)
(32)
(32)

#### C. Soft Switching Analysis

The ZVS condition (8) of switch  $S_1$  is more difficult to satisfy than the ZVS condition (4) of switches  $S_2$  and  $S_3$ . Therefore, only ZVS condition (8) of switch  $S_1$  is studied.

Substituting (19), (20), (30), and (32) into (8) gives

$$-\frac{d^2R_n + dR_p}{(1-d)^2R_pR_n} + \frac{dT}{2L_1} - \frac{d}{(1-d)R_p} + \frac{dT}{2L_2} > \frac{3C_{oss}}{(1-d)t_d}.$$
(34)

From (34), there is

$$L_{e} < \frac{dT}{2\left(\frac{3C_{oss}}{(1-d)t_{d}} + \frac{d}{(1-d)^{2}R_{e}}\right)}$$
(35)

where  $L_e = L_1 L_2/(L_1+L_2)$  denotes equivalent inductance of inductor  $L_1$  in parallel with  $L_2$  and  $R_e = R_p R_n/(R_p+R_n)$  denotes equivalent resistance of resistor  $R_p$  in parallel with  $R_n$ .



Fig. 11. ZVS turn-ON boundary of switch  $S_{1.}$  (a) Against  $L_e$ ,  $R_e$ , and d. (b) Against  $L_e$ ,  $C_{oss}/t_d$  and d.

Substituting (4), (12), (15), and (18) into (35) gives

$$L_e < \frac{dT}{2\left(\frac{3C_{oss}}{(1-d)t_d} + \frac{m^2 V_{bus} \sin(\omega t + \varphi) \sin(\omega t)}{|Z_{speaker}|V_{in}(1-d)}\right)}.$$
 (36)

When the switching period  $T = 5 \ \mu$ s, the dead time  $T_{d1} = T_{d2} = 100$  ns, and  $C_{oss,s1} = C_{oss,s2} = C_{oss,s3} = 1200$  pF, the ZVS turn-ON boundary of switch  $S_1$  against equivalent inductance  $L_e$ , equivalent resistance  $R_e$ , and duty ratio d are given as shown in Fig. 11(a).

ZVS turn-ON of switch  $S_1$  can be achieved below the surface shown in Fig. 11(a). It should be noted from Fig. 11(a) that ZVS turn-ON of switch  $S_1$  can be achieved easily with large equivalent resistance  $R_e$ , moderate duty ratio d, and small equivalent inductance  $L_e$ .

When the switching period  $T = 5 \ \mu s$ ,  $R_e = 12.5 \ \Omega$ , the ZVS turn-ON boundary of switch  $S_1$  against equivalent inductance  $L_e$ , the value  $C_{oss}/t_d$  and duty ratio d are given as shown in Fig. 11(b).

ZVS turn-ON of switch  $S_1$  can be achieved below the surface shown in Fig. 11(b). It should be noted from Fig. 11(b) that ZVS turn-ON of switch  $S_1$  can be achieved easily with large value  $C_{oss}/t_d$ , moderate duty ratio d, and small equivalent inductance  $L_e$ . When (36) is satisfied, ZVS turn-ON of switches  $S_1 \sim S_3$  can be achieved over the entire audio output range by design  $L_e$ properly. However, if  $L_e$  is small, the current  $i_{L1}$  or  $i_{L2}$  will be high, which will increase copper loss and core loss of the inductors. Therefore,  $L_e$  should be designed to meet inequality (36) to achieve ZVS of the switches while being sufficiently large to decrease copper loss and core loss of the inductors.

#### V. DESIGN OF THE CONTROLLER

State space average method is used to establish a small-signal model of the proposed front-end dc–dc converter, with  $\mathbf{x} = [i_{L1} \ i_{L2} \ v_{C1} \ v_{C2} \ v_{C3}]^T$  are state variables and  $\mathbf{y} = [y_p \ y_n]^T = [v_{C2} \ v_{C3}]^T$  are output variable. As the dead times are much shorter than the time interval in modes 2 and 4, modes 1 and 3 are neglected. In mode 2, as capacitor  $C_1$  is paralleled with capacitor  $C_3$ , the equivalent series resistance  $R_{C3}$  of capacitor  $C_3$  is considered to establish state equations.

The state-space average model of the converter is

$$\dot{\mathbf{x}} = ((1-d)\mathbf{A}_1 + d\mathbf{A}_2)\mathbf{x} + ((1-d)\mathbf{B}_1 + d\mathbf{B}_2)v_{in}$$
  
=  $\mathbf{A}\mathbf{x} + \mathbf{B}v_{in}$   
$$\mathbf{y} = ((1-d)\mathbf{C}_1 + d\mathbf{C}_2)\mathbf{x} + ((1-d)\mathbf{E}_1 + d\mathbf{E}_2)v_{in}$$
  
=  $\mathbf{C}\mathbf{x} + \mathbf{E}v_{in}$  (37)

where  $\mathbf{x} = \mathbf{X} + \hat{\mathbf{x}}, d = D + \hat{d}$  and  $v_{in} = V_{in} + \hat{v}_{in}$ 

$$\mathbf{A} = \begin{bmatrix} 0 & 0 & \frac{d-1}{L_1} & 0 & 0 \\ 0 & 0 & \frac{d}{L_2} & -\frac{1}{L_2} & 0 \\ \frac{1-d}{C_1} & -\frac{d}{C_1} & \frac{R_n + R_{C3}}{R_n R_{C3} C_1} (d-1) & 0 & -\frac{1-d}{R_{C3} C_1} \\ 0 & \frac{1}{C_2} & 0 & -\frac{1}{R_p C_2} & 0 \\ 0 & 0 & -\frac{1-d}{R_{C3} C_3} & 0 & \frac{dR_n - R_n - R_{C3}}{R_{C3} C_3 (R_n + R_{C3})} \end{bmatrix}$$

$$\mathbf{B} = \begin{bmatrix} \frac{d}{L_1} \\ \frac{d}{L_2} \\ 0 \\ 0 \\ 0 \end{bmatrix} \mathbf{C} = \begin{bmatrix} 0 & 0 & 0 & 1 & 0 \\ 0 & 0 & 0 & 0 & \frac{R_n}{R_{C3} + R_n} \end{bmatrix} \quad \mathbf{E} = \mathbf{0}.$$
(38)

To simplify the analysis, neglecting the parasitic resistance  $R_{C3}$ , then from (37), the steady-state operation point **X** is

$$\mathbf{X} = \begin{bmatrix} I_{L1} \\ I_{L2} \\ V_{C1} \\ V_{C2} \\ V_{C3} \end{bmatrix} = \begin{bmatrix} \frac{D^2 R_n + D R_p}{(1-D)^2 R_n R_p} V_{in} \\ \frac{D}{(1-D) R_p} V_{in} \\ \frac{D}{1-D} V_{in} \\ \frac{D}{1-D} V_{in} \\ -\frac{D}{1-D} V_{in} \end{bmatrix}.$$
 (39)

The control-to-output voltage transfer function is

$$G_{y,d}(s) = \begin{bmatrix} G_{v_{po}-d}(s) \\ G_{v_{no}-d}(s) \end{bmatrix} = \begin{bmatrix} \frac{m_1s^2 + m_2s + m_3}{(1-D)^2(b_1s^4 + b_2s^3 + b_3s^2 + b_4s + b_5)} \\ \frac{n_1s^3 + n_2s^2 + n_3s + n_4}{(1-D)^2R_p(b_1s^4 + b_2s^3 + b_3s^2 + b_4s + b_5)} \end{bmatrix}$$
(40)

where  $G_{vpo-d}(s)$  is the transfer function of control-to-positive output voltage and  $G_{vno-d}(s)$  is the transfer function of control-to-negative output voltage.



Fig. 12. Bode plots by using MATLAB and PSIM simulation. (a) Control-topositive output voltage transfer function. (b) Control-to-negative output voltage transfer function.

The audio susceptibility transfer function is

$$G_{y,v_{in}}(s) = \begin{bmatrix} G_{v_{p_o}-v_{in}}(s) \\ G_{v_{no}-v_{in}}(s) \end{bmatrix} = \begin{bmatrix} \frac{a_1s^2+a_2s+a_3}{(b_1s^4+b_2s^3+b_3s^2+b_4s+b_5)} \\ \frac{c_1s^2+c_2s+c_3}{(b_1s^4+b_2s^3+b_3s^2+b_4s+b_5)} \end{bmatrix}$$
(41)

where  $G_{vpo-vin}(s)$  is the transfer function of input-to-positive output voltage and  $G_{vno-vin}(s)$  is the transfer function of inputto-negative output voltage. The coefficients in (40) and (41) are given below.

Fig. 12(a) and (b) shows the Bode plot of the transfer functions of control-to-positive output voltage and control-to-negative output voltage of the front-end BSO dc–dc converter, respectively. The red solid line denotes PSIM simulation results and the blue dashed line denotes MATLAB calculation results. As



Fig. 13. Control loop of the front-end BSO dc-dc converter.

shown in Fig. 12, the PSIM simulation results are close to the MATLAB calculation results, which verifies the analysis of the model of the converter.

Fig. 13 shows the control scheme of the front-end BSO dc–dc converter in the proposed HB-CDAA system with conventional voltage control. In the front-end BSO dc–dc converter, the voltage  $(v_{C2}-v_{C3})$  is designed as feedback variable, which means the voltage  $(v_{C2} + |v_{C3}|)$  is controlled.  $v_{ref}(s)$  is the reference signal,  $v_e(s)$  is the error signal, and d(s) is the duty cycle of switch  $S_1$ . PI parameters of the control loop can be designed based on the small-signal model of the converter.

The bode plots are shown in Fig. 12 and the control scheme of the front-end BSO dc–dc converter is shown in Fig. 13. Conventional voltage control and a type II compensator are used in the proposed HB-CDAA system. The 0 dB crossover pole is placed at  $f_{p0} = 49$  Hz, the pole is placed at  $f_{p1} = 53$  kHz and the zero is placed at  $f_z = 1.33$  kHz for the type-II compensator.

Fig. 14 shows the simulation loop gain of the front-end dc–dc converter. It can be observed that phase margin is  $PM = 45^{\circ}$  and gain margin is GM = 40 dB.

#### VI. EXPERIMENTAL VERIFICATION

## A. Design Example

To verify the effectiveness of the proposed HB-CDAA system, a 40 W prototype is implemented.

Assume that  $T = 5 \ \mu s$ ,  $t_d = 100 \ ns$ ,  $V_{in} = 12 \ V$ ,  $V_{bus} = 24 \ V$ ,  $Z_{speaker} = 4 \ \Omega$ ,  $C_{oss,s1} = C_{oss,s2} = C_{oss,s3} = 1200 \ pF$ , m = 0.7

$$\begin{split} a_1 &= DL_1 R_n R_p (C_1 + C_3) \; a_2 = DL_1 R_p \; a_3 = dR_n R_p (1 - D) \; c_1 = DC_2 R_n R_p (L_1 D + L_2 D - L_2) \; c_2 \\ &= DR_n (L_1 D + L_2 D - L_2) \; c_3 = -DR_n R_p (1 - D) \\ m_1 &= V_{in} L_1 R_n R_p (C_1 + C_3) (1 - D) \; m_2 = n_2 = V_{in} (L_1 L_2 R_n D + 2L_1 L_2 R_p D + C_2 L_1 R_n R_p^2 D + 2C_2 L_2 R_n R_p^2 D \\ -L_1 L_2 R_p D^2 - C_2 L_1 R_n R_p^2 D^2 - C_2 L_2 R_n R_p^2 D^2 \\ -C_2 L_2 R_n R_p^2 ) V_{in} L_1 [R_p - (R_p + R_n) D^2 - R_p D] \; m_3 = V_{in} R_n R_p (1 - D)^2 \; n_1 = V_{in} C_2 L_1 L_2 R_p (2R_p D + R_n D - R_p D^2) \\ n_2 &= V_{in} (L_1 L_2 R_n D + 2L_1 L_2 R_p D + C_2 L_1 R_n R_p^2 D + 2C_2 L_2 R_n R_p^2 D - L_1 L_2 R_p D^2 - C_2 L_1 R_n R_p^2 D^2 - C_2 L_2 R_n R_p^2 D^2 \\ -C_2 L_2 R_n R_p^2 ) \\ n_3 &= V_{in} (2L_1 R_p^2 D + 2L_1 R_n R_p D + 2L_2 R_n R_p D - L_1 R_p^2 D^2 - L_1 R_n R_p D^2 - L_2 R_n R_p D^2 - L_2 R_n R_p ) \; n_4 \\ &= V_{in} R_n R_p (1 - D) (R_p D - R_p) \\ b_1 &= C_1 C_2 L_1 L_2 R_n R_p + C_2 C_3 L_1 L_2 R_n R_p \; b_2 = C_1 L_1 L_2 R_n + C_3 L_1 L_2 R_n + C_2 L_1 L_2 R_p \; b_4 = L_1 R_n D^2 + L_2 R_n D^2 \\ -2L_2 R_n D + L_2 R_n + L_1 R_p \\ b_3 &= C_1 L_1 R_n R_p + C_2 L_2 R_n R_p + C_3 L_1 R_n R_p D^2 + C_2 L_2 R_n R_p D^2 - 2C_2 L_2 R_n R_p D + L_1 L_2 \; b_5 \\ &= R_n R_p - 2 R_n R_p D + R_n R_p D^2 \end{split}$$



Fig. 14. Loop gain of the front-end BSO dc-dc converter.

TABLE I DESIGN SPECIFICATIONS AND CIRCUIT PARAMETERS

Input / Output Voltage, V <sub>in</sub> / V <sub>out</sub>	$10 \sim 14 V / \pm 24 V$
Output Power, Pout	40W
Switching Frequency, $f_s$	200kHz
Dead time, $t_d$	100ns
Inductor $L_1 / L_2$	4.2μH / 4.2μH
Capacitor $C_{in}$ , $C_1$ , $C_2$ and $C_3$	47µF
Switches $S_1$ , $S_2$ and $S_3$	BSC016N06NS
Half bridge class-D audio amplifier	IRAUDAMP-7
Speaker load resistor	4Ω

and  $\varphi = \pi/6$ , from (36),  $L_e$  should satisfy  $L_e < 2.12 \,\mu$ H. In this article,  $L_e = 2.1 \,\mu$ H is designed, and inductances  $L_1 = L_2 = 4.2 \,\mu$ H are adopted. Since the inductors  $L_1$  and  $L_2$  are operated with the same steady-state voltages, they also can be combined into single coupled inductor to reduce the number of magnetics components and improve the power density.

The voltage ripples across capacitors  $C_1$ - $C_3$  are related to the capacitances  $C_1$ - $C_3$ . In the proposed HB-CDAA system, the voltage ripples across capacitors  $C_1$ - $C_3$  are [33]

$$\Delta v_{C1} = \frac{dTI_o}{2C_1} \tag{42}$$

$$\Delta v_{C2} = \frac{\Delta i_{L2}T}{8C_2} \tag{43}$$

$$\Delta v_{C3} = \frac{\Delta i_{L1}T}{8C_3}.\tag{44}$$

Usually, output voltage ripple should be less than 2% of the output voltage. From (28)–(29) and (42)–(44), if  $V_{in} = 12$  V,  $V_{C2} = 24$  V,  $T = 5 \ \mu$ s,  $L_1 = L_2 = 4.2 \ \mu$ H, and  $I_o = 1$  A, to ensure output voltage ripple is 2% of the output voltage, it should have  $C_1 = C_2 = C_3 = 6.6 \ \mu$ F. When the equivalent series resistance (ESR) of the capacitors is considered, the capacitance of capacitors  $C_1 - C_3$  should be larger than the calculated value. Therefore,  $C_1 = C_2 = C_3 = 47 \ \mu$ F is selected in the prototype to ensure output voltage ripple is less than 2% of output voltage.

Fig. 15 shows the prototype of the front-end BSO dc–dc converter in the proposed HB-CDAA system, and Table I gives the design specifications and circuit parameters.



Fig. 15. Prototype of the front-end BSO dc-dc converter in the proposed HB-CDAA system.



Fig. 16. Conventional HB-CDAA system. (a) HB-CDAA with large electrolytic. (b) Bus voltage with bus-voltage capacitors pumping.

## VII. EXPERIMENTAL RESULTS

As the average power of audio amplifier is 1/8–1/3 full power when the audio amplifier operates with music or voice, the heatsink on the downstream HB-CDAA is designed according to the loss at 1/3 full power [34]. The maximum loss of downstream HB-CDAA is around 2.4 W when the efficiency of downstream HB-CDAA is 82% in the conventional and the proposed HB-CDAA systems. Thus, the heatsink with dimensions W: 2 cm, L: 2 cm, H: 0.9 cm is used in the conventional and the proposed HB-CDAA system.

Fig. 16(a) shows the prototype of downstream HB-CDAA in the conventional HB-CDAA system, where 470  $\mu$ F(63 V) electrolytic capacitors are used as positive and negative bus capacitances  $C_{\rm pos}$  and  $C_{\rm neg}$  to reduce the bus-voltage pumping. Fig. 16(b) shows that severe bus-voltage pumping across capacitors  $C_{\rm pos}$  and  $C_{\rm neg}$  remains even though large bus capacitors are adopted.

Fig. 17(a) shows the prototype of downstream HB-CDAA in the proposed HB-CDAA system, where positive and negative bus capacitors  $C_2$  and  $C_3$  both are 47  $\mu$ F(35 V). As shown in Fig. 17(b), bus-voltage pumping is eliminated in the proposed HB-CDAA system, and large electrolytic capacitors are not required.

Compared with a conventional unidirectional bipolar frontend dc-dc converter in [12]-[14] as shown in Fig. 4(a), the



Fig. 17. Proposed HB-CDAA system. (a) HB-CDAA without electrolytic. (b) Bus voltage without bus-voltage capacitors pumping.



Fig. 18 . Key waveforms of the proposed HB-CDAA system. (a) Currents  $i_{L1}$  and  $i_{L2}$ . (b) Currents  $i_{L1}$  and  $i_{L2}$  when  $v_o < 0$ . (c) Currents  $i_{L1}$  and  $i_{L2}$  when  $v_o > 0$ .

proposed HB-CDAA system needs one more MOSFET, but without two diodes in the front-end dc–dc converter. Furthermore, in the proposed HB-CDAA system, the large electrolytic capacitors  $C_{pos}$  and  $C_{neg}$  are removed, and soft switching of front-end dc–dc converter is achieved. Figs. 16(a) and 17(a) show that the power density of downstream HB-CDAA is improved by removing the large electrolytic capacitors.

As shown in Fig. 18(a), the load voltage  $v_o$  of HB-CDAA system can be positive, zero, and negative. Since a 4  $\Omega$  resistor load is used in the prototype, the load current  $i_o$  is in phase with load voltage  $v_o$ . Fig. 18(b)–(c) shows current waveforms of  $i_{L1}$  and  $i_{L2}$  when load voltage  $v_o$  is negative and positive, which are in consistent with the analysis in Fig. 8.

Fig. 19(a)–(i) shows drain-source voltage  $v_{DS}$  and drainsource current  $i_{ds}$  of the MOSFETS S1-S3 in the front-end BSO dc–dc converter of the proposed HB-CDAA system. It can be observed that ZVS turn-ON of switches S1-S3 can be realized at different load current conditions.



Fig. 19. Waveforms of ZVS turn-ON of switches. (a) ZVS turn-ON of switch  $S_1$  when  $i_o < 0$ . (b) ZVS turn-ON of switch  $S_1$  when  $i_o = 0$ . (c) ZVS turn-ON of switch  $S_1$  when  $i_o > 0$ . (d) ZVS turn-ON of switch  $S_2$  when  $i_o < 0$ . (e) ZVS turn-ON of switch  $S_2$  when  $i_o > 0$ . (g) ZVS turn-ON of switch  $S_3$  when  $i_o < 0$ . (h) ZVS turn-ON of switch  $S_3$  when  $i_o < 0$ . (h) ZVS turn-ON of switch  $S_3$  when  $i_o > 0$ .



Fig. 20. Key waveforms of the proposed HB-CDAA system under different loads. (a) Resistive load. (b) Inductive load. (c) Capacitive load.

Fig. 20(a)–(c) shows waveforms of bus voltages, load voltage  $v_o$ , and load current  $i_o$  under resistive, inductive, and capacitive load, respectively. Fig. 20(a) shows a 20-Hz sinusoidal load voltage  $v_o$  with 4  $\Omega$  resistor load, the load current  $i_o$  is in phase with load voltage  $v_o$ . Fig. 20(b) shows a 10-kHz sinusoidal load voltage  $v_o$  with an inductive load of 4  $\Omega$  resistor in series with 40  $\mu$ H inductor, and the load current  $i_o$  lags load voltage  $v_o$ . Fig. 20(c) shows a 10-kHz sinusoidal load voltage  $v_o$ . Fig. 20(c) shows a 10-kHz sinusoidal load voltage  $v_o$ . Fig. 20(c) shows a 10-kHz sinusoidal load voltage  $v_o$  with a capacitive load of 4  $\Omega$  resistor in series with 6.6  $\mu$ F capacitor, and the load current  $i_o$  leads load voltage  $v_o$ . These waveforms show the proposed HB-CDAA system can operate at the four-quadrants under different loads with bus-voltage pumping eliminated.

Fig. 21(a)–(c) shows the dynamic performance of the proposed HB-CDAA system with a 4  $\Omega$  resistor load. Fig. 21(a) shows that the load current varies between 4 and -4 A. Fig. 21(b) shows a step load increase from 0 to 3 A (rms value) with a 50-Hz sinusoidal output, and Fig. 21(c) shows a step load decrease from 3 (rms value) to 0 A with a 50-Hz sinusoidal output. Fig. 21 shows that the bus voltage for downstream HB-CDAA  $V_{C2}$  and  $V_{C3}$  are stable when load current steps. Thus, the proposed HB-CDAA system has good dynamic performance.

As nonlinearity in the PWM signal, dead time, finite switching speed, parasitic parameters, ripple of power supply, nonlinearity in the output filter, etc., would cause the output voltage distortion in CDAA [35], [36]. To verify the output voltage distortion caused by the bus-voltage pumping, the same downstream HB-CDAAs are used in the conventional and the proposed HB-CDAA system to compare the output voltage THD+N with or without bus-voltage pumping.

Fig. 22 shows the THD measurement procedure of the proposed HB-CDAA system. In the proposed HB-CDAA system, the front-end BSO dc–dc converter is connected with the downstream HB-CDAA, the audio reference signal is given by the



Fig. 21. Dynamic performance of the proposed HB-CDAA system. (a) Step load between 4 and -4 A for square output frequency. (b) Step load increase from 0 to 3 A. (c) Step load decrease from 3 to 0 A for 50-Hz sinusoidal output frequency for 50-Hz sinusoidal output frequency.



Fig. 22. THD measurement procedure of the proposed HB-CDAA system.

U8903B audio analyzer, and the output of the HB-CDAA system is connected to the audio analyzer to measure the output voltage THD+N. For comparison, the output voltage THD+N of the conventional HB-CDAA system is also measured.

Fig. 23(a) and (b) shows the comparison of output voltage THD+N against different audio output frequencies or different audio output powers between the proposed HB-CDAA system and the conventional HB-CDAA system, similar to Fig. 4(a). Bus-voltage pumping is not present in the proposed HB-CDAA, unlike in the conventional HB-CDAA even with large bus capacitors are used. Therefore, the output voltage THD+N would



Fig. 23. Comparison of output voltage THD+N between the proposed HB-CDAA system and conventional HB-CDAA system. (a) Output voltage THD+N against different audio output power. (b) Output voltage THD+N against different audio output frequency.

be worse in the conventional HB-CDAA when the downstream HB-CDAAs are the same in the two systems.

As shown in Fig. 23(a), when the frequency of the audio signal is 1 kHz and the output power is low, the output voltage THD+N is similar in the two systems since the modulation index m in (2) and (3) is very small and bus-voltage pumping is not severe. When the output power is high, the bus-voltage pumping is high in the conventional HB-CDAA system, thus the output voltage THD+N in the conventional HB-CDAA system.

Generally, the HB-CDAA has high PSRR for low-frequency bus-voltage pumping and low PSRR for high-frequency busvoltage pumping [1]. As shown in Fig. 23(b), when the frequency of the audio signal is lower than 100 Hz at half load, although the bus-voltage pumping is severe in the conventional HB-CDAA system, the THD+N is similar in the two systems due to high PSRR of downstream HB-CDAA. When the frequency of the audio signal is 100 Hz–2 kHz, as the bus-voltage pumping is still severe and PSRR is not very high in the conventional HB-CDAA system, the THD+N of conventional HB-CDAA system is around 0.2% higher than that in the proposed HB-CDAA system. When the frequency of the audio signal is higher than 5 kHz, bus-voltage pumping is very small according to (2) and (3), thus the THD+N is similar between conventional HB-CDAA system and the proposed HB-CDAA system.

From Fig. 23, the experimental results verify the theoretical analysis. The elimination of bus-voltage pumping allows the proposed HB-CDAA system to have a lower output voltage THD+N than that in the conventional HB-CDAA system.

Table II gives the loss calculation of the proposed front-end BSO dc–dc converter.

TABLE II Loss Analysis of the Front-End BSO DC–DC Converter

$P_{S1}$	$P_{con,S1}$	$\frac{I_{S1,rms}^{2}R_{ds(on)}}{I(I_{S1,rms} \text{ is RMS value of drain-to-source current through switch } S_{1}, R_{ds(on)} \text{ is on-state resistance of the MOSFET})}$						
	<b>P</b> <sub>S1</sub>	$P_{off,S1}$	$\frac{1}{2}t_f(V_{in} - V_{C3})(i_{L1,\max} + i_{L2,\max})f_s$ = $\frac{1}{2}t_f(\frac{V_{in}}{1-d})(\frac{dV_{in}R_n + dV_{in}R_p}{(1-d)^2R_pR_n} + \frac{V_{in}}{2L_1}dT + \frac{V_{in}}{2L_2}dT)f_s$ ( $t_f$ is falling time of the MOSFET)	1066mW				
		P <sub>driver</sub>	$v_g Q_g f_s$					
$P_{S2}$		P <sub>con,S2</sub>	$I_{S2,rms}^{2}R_{ds(on)}$ ( $I_{S2,rms}$ is RMS value of drain-to-source current through switch $S_2$ , $R_{ds(on)}$ is on-state resistance of the MOSFET)					
	52	P <sub>off,S2</sub>	$\frac{1}{2}t_f(V_{in} - V_{C3})(-i_{L1,\min})f_s$ $= \frac{1}{2}t_f(\frac{V_{in}}{1-d})(\frac{V_{in}}{2L_1}dT - \frac{d^2V_{in}R_n + dV_{in}R_p}{(1-d)^2R_pR_n})f_s$ ( <i>t<sub>f</sub></i> is falling time of the MOSFET)	187mW				
		$P_{driver}$	$V_g Q_g J_s$					
$P_{S3}$		$P_{con,S3}$	$I_{S3,rms}^{2}R_{ds(on)}$ ( $I_{S3,rms}$ is RMS value of drain-to-source current through switch $S_3$ , $R_{ds(on)}$ is on-state resistance of the MOSFET)					
	S3	$P_{off,S3}$	$\frac{1}{2}t_f(V_{in} + V_{C1})(-i_{L2,\min})f_s$ = $\frac{1}{2}t_f(\frac{V_{in}}{1-d})(\frac{V_{in}}{2L_2}dT - \frac{dV_{in}}{(1-d)R_p})f_s$ (v is fulling time of the MOSEUT)	459mW				
		P <sub>driver</sub>						
			$I^2 P$					
$P_{L1}$		P <sub>cupper</sub>	$I_{L1} R_{ac,L1}$ ( $R_{ac,L1}, R_{ac,L1}, I_{dc,L1}$ , and $I_{ac,L1}$ are the DC resistance, the AC resistance, the average current, and the AC RMS current of the winding of inductor $L_1$ , respectively)					
	P <sub>core</sub>	$P_{\nu}V$ $(P_{\nu}  is constants, which are related to material and \Delta B, Vis the volume of the core of inductor L_1, \Delta B satisfies\Delta B = \frac{V_{L1}t}{nS} = \frac{V_m dT}{2nS}, n is turns of inductor L_1, S is crosssectional area of the core of inductor L_1)$	907mW					
$P_{L2}$		P <sub>cupper</sub>	$I_{L2}^{2}R_{ac,L2}$ $(R_{dc,L2}, R_{ac,L2}, I_{dc,L2}, \text{and } I_{ac,L2}  are the DC resistance, the AC resistance, the average current, and the AC RMS current of the winding of inductor L_2, respectively)$					
	P <sub>core</sub>	$\frac{P_{V}V}{(P_{v} \text{ is constants, which are related to material and } \Delta B, V \text{ is the volume of the core of inductor } L_{2}, \Delta B \text{ satisfies}$ $\Delta B = \frac{L_{2}i_{L2,peak}}{nS} = \frac{L_{1}}{nS} \left[ \frac{dV_{in}}{(1-d)R_{p}} + \frac{V_{in}}{2L_{2}} dT \right], n \text{ is turns of inductor } L_{2}, S \text{ is cross sectional area of the core of inductor } L_{2}$	453mW					
1	P <sub>C</sub>	$P_{C1}^{+}$ $P_{C2}^{+}$ $P_{C3}^{-}$	$I_{C1,rms}^2 R_{ESR,C1} + I_{C2,rms}^2 R_{ESR,C2} + I_{C3,rms}^2 R_{ESR,C3}$ ( $R_{ESR,C1}, R_{ESR,C2}$ and $R_{ESR,C3}$ are equivalent series resistance of capacitors $C_1$ , $C_2$ and $C_3$ . $I_{C1,rms}$ , $I_{C2,rms}$ and $I_{C3,rms}$ are RMS value of the current through capacitors $C_1$ , $C_2$ and $C_3$ .)	153mW				

According to Table II, the loss breakdown of the front-end BSO dc–dc converter at full load is given in Fig. 24. Fig. 25 shows the thermal images of the front-end BSO dc–dc converter at 30 and 40 W load with no thermal compound, heatsink, or fan cooling. As shown in Fig. 25(a) and (b), the temperature of switch  $S_1$  and inductors  $L_1$  and  $L_2$  is high, and the highest



Total losses: 3.2W

Fig. 24. Loss breakdown of the front-end BSO dc-dc converter at full load.



Fig. 25. Thermal performance of the front-end BSO dc-dc converter (no thermal compound, heatsink or fan cooling). (a) 30 W load. (b) 40 W load.



Fig. 26. Experimental efficiency of the proposed front-end BSO dc-dc converter.



Fig. 27. Experimental efficiency of downstream HB-CDAA with or without bus-voltage pumping.

TABLE III Comparison Between the Proposed Front-End BSO DC–DC Converter and the References

Refer	rences	[16]		[25]		[26]		This work	
Switch		2		2		4		3	
Diode		4		4		2		0	
Inductor		1		0		0		2	
Transformer		1		1		1		0	
Input	Output	10~16V	$\pm 18V$	311V	$\pm 50 V$	311V	±54V	10V~14V	±24V
Switching frequency		100kHz		100kHz		200kHz		200kHz	
Capability of output voltage regulation		Yes		No		No		Yes	
Input capacitances		Small		Large		Large		Small	
Bus capacitances		940µF(35V)		1410μF (100V)		20µF(63V)		47µF(35V)	
Voltage stress across the bus capacitor		High		High		Low		Low	
Bus-voltage pumping		Severe		Severe		No		No	
Output power		60W		100W		200W		40W	
Peak efficiency		88.3%		96.5%		96.3%		94.3%	

temperature spot is on the switch  $S_1$ , which is in consistent with the theoretical analysis in Table II.

From the analysis in Table II and the measured results, Fig. 26 gives the theoretical and experimental efficiency of the front-end BSO dc–dc converter in the proposed HB-CDAA system with 40-W rated output power. Because ZVS turn-ON is achieved in the front-end BSO dc–dc converter of the proposed HB-CDAA system, the peak efficiency of the front-end BSO dc–dc converter is 94.3% at 60% rated load.

As shown in Fig. 27, the efficiency curves of the downstream HB-CDAAs in the conventional and the proposed HB-CDAA system are given, respectively. Since the conventional HB-CDAA system has severe bus-voltage pumping and the proposed HB-CDAA system eliminates the bus-voltage pumping, the voltage stress of the downstream HB-CDAA in a conventional HB-CDAA system is higher than that in the proposed HB-CDAA system. Thus, the switching loss of downstream HB-CDAA is

higher, and the efficiency of downstream HB-CDAA is consequently lower in the conventional HB-CDAA system.

Table III shows the comparison between the proposed frontend BSO dc-dc converter and the recent other front-end converters for HB-CDAA. A front-end dc-dc converter is presented in [16], and two front-end DCXs are proposed in [25] and [26] for the HB-CDAA system. As the converter in [16] and [25] can only provide a unidirectional current path for the downstream HB-CDAA, severe bus-voltage pumping occurs and thus large electrolytic capacitors are required to reduce the pumping. Although the DCX in [26] can provide a bidirectional current path, large electrolytic capacitors are still required at the input terminal to provide a stable power supply for the downstream HB-CDAA as the DCXs in [25] and [26] have no capability of output voltage regulation. The proposed front-end BSO dc-dc converter eliminates the bus-voltage pumping without electrolytic bus capacitor in the entire HB-CDAA system, achieves high efficiency, and high power density.

## VIII. CONCLUSION

In this article, a novel HB-CDAA system is proposed. In the proposed HB-CDAA system, both step-up or step-down voltage gain and stable symmetric bipolar outputs are obtained in the front-end BSO dc-dc converter, which provides a high-quality power supply for the downstream HB-CDAA. By providing a bidirectional current flowing path for the downstream HB-CDAA, bus-voltage pumping of the proposed HB-CDAA system is eliminated without large electrolytic capacitors, which improves output voltage THD+N, reduces voltage stress of the HB-CDAA, and achieves ZVS of switches of the front-end converter over the entire load current range. Compared with the conventional HB-CDAA system with a unidirectional front-end dc-dc converter, the proposed audio amplifier system benefits from a power density improvement of downstream HB-CDAA, a 94.3% peak efficiency of the front-end dc-dc converter, a lower output voltage THD+N, and voltage stress of switches in the HB-CDAA. The proposed HB-CDAA system is thus suitable for some multichannels audio amplifier applications which need high efficiency, high power density, and low THD+N.

#### REFERENCES

- B. Cordell, *Designing Audio Power Amplifiers*. New York, NY, USA: McGraw-Hill, 2010, ch. 29.5.
- [2] "MERUS class d audio solutions," 2018. [Online]. Available: www. infineon.com
- [3] "Dolby atmos home theater installation guidelines," 2017. [Online]. Available: www.dolby.com
- [4] X. Jiang, "Fundamentals of audio class d amplifier design: A review of schemes and architectures," *IEEE Solid-State Circuits Mag.*, vol. 9, no. 3, pp. 14–25, Sep. 2017.
- [5] J. Honda, M. Rodríguez, and W. Liu, "25W-500W scalable output power class D audio power amplifier reference design using the IRS2092 protected digital audio driver," 2008. [Online]. Available: https://www. irf. com/
- [6] Texas Instruments, "TPA2015D1 2W constant output power class-D audio amplifier with adaptive boost converter and battery tracking speaker guard AGC," Nov. 2011. [Online]. Available: http://www.ti.com/product/ tpa2015d1
- [7] M. Berkhout, L. Dooper, and B. Krabbenborg, "A 4Ω 2.65W class-D audio amplifier with embedded dc-dc boost converter, current sensing ADC and DSP for adaptive speaker protection," *IEEE J. Solid-State Circuits*, vol. 48, no. 12, pp. 2952–2961, Dec. 2013.
- [8] "Fairchild semiconductors. FAB3103 2.3watt class d audio amplifier with integrated boost regulator and automatic gain control," 2012. [Online]. Available: http://www.fairchildsemi.com/ds/FA/FAB3103.pdf
- [9] C.-M. Lai, Y..-H. Cheng, J. Teh, and Y.-C. Lin, "A new combined boost converter with improved voltage gain as a battery-powered front-end interface for automotive audio amplifiers," *Energies*, vol. 8, no. 10, Oct. 2017, Art. no. 1128.
- [10] X. Branca, B. Allard, X. Lin-Shi, and D. Chesneau, "Single-inductor bipolar-outputs converter for the supply of audio amplifiers in mobile platforms," *IEEE Trans. Power Electron.*, vol. 28, no. 9, pp. 4248–4259, Sep. 2013.
- [11] S.-H. Chen *et al.*, "Embedded single-inductor bipolar-output dc-dc converter in class-D amplifier for low common noise," *IEEE Trans. Power Electron.*, vol. 31, no. 4, pp. 3106–3117, Apr. 2016.
- [12] "Texas instruments. Datasheet\_TPS6513x," Jan. 2016. [Online]. Available: www.ti.com
- [13] "On semiconductor. Datasheet\_LV52117QA," Jul. 2014. [Online]. Available: www.onsemi.com
- [14] M. Integrated, "Datasheet MAX742," Aug. 1996. [Online]. Available: www.maximintegrated. com
- [15] H. Kang and H. Cha, "A new nonisolated high-voltage-gain boost converter with inherent output voltage balancing," *IEEE Trans. Ind. Electron.*, vol. 65, no. 3, pp. 2189–2198, Mar. 2018.

- [16] C.-E. Kim, G.-W. Moon, and S.-K. Han, "Voltage doubler rectified boost-integrated half bridge (VDRBHB) converter for digital car audio amplifiers," *IEEE Trans. Power Electron.*, vol. 22, no. 6, pp. 2321–2330, Jun. 2007.
- [17] C.-E. Kim and G.-W. Moon, "High-efficiency low-profile on-board DC/DC converter for digital car audio amplifier," *Electron. Lett.*, vol. 40, no. 10, pp. 571–572, Oct. 2014.
- [18] IRAUDPS3-30 V, "+/-30 V power supply for class-D audio amplifier reference design user guide," 2015. [Online]. Available: https://www.infineon.com/dgdl/iraudps3.pdf?fileId= 5546d462533600a40153569afc5e2c03
- [19] V. Sala, L. Romeral, T. Garcia, and M. Delgado, "Study of hybrid active control strategies for the bus pumping cancellation in the half-bridge class-D audio power amplifiers," in *Proc. IEEE Int. Symp. Ind. Electron.*, 2011, pp. 431–437.
- [20] W. Shu and J. S. Chang, "Power supply noise in analog audio class d amplifiers," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 56, no. 1, pp. 84–96, Jan. 2009.
- [21] A. Hussein, A. Nader Mohieldin, F. Hussien, and A. Eladawy, "A low-distortion high-efficiency class-D audio amplifier based on sliding mode control," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 63, no. 8, pp. 713–7717, Aug. 2016.
- [22] T. Ge and J. S. Chang, "Bang-bang control class d amplifiers: Total harmonic distortion and supply noise," *IEEE Trans. Circuits Syst. I, Reg, Papers*, vol. 56, no. 10, pp. 2353–2361, Oct. 2009.
  [23] A. Israel Colli-Menchi, J. Torres, and E. Sánchez-Sinencio, "A feed-
- [23] A. Israel Colli-Menchi, J. Torres, and E. Sánchez-Sinencio, "A feedforward power-supply noise cancellation technique for single-ended class-D audio amplifiers," *IEEE Trans. J. Solid-State Circuits.*, vol. 49, no. 3, pp. 718–728, Mar. 2014.
- [24] M. A. Rojas-González and E. Sánchez-Sinencio, "Design of a class d audio amplifier IC using sliding mode control and negative feedback," *IEEE Trans. Consum. Electron.*, vol. 53, no. 2, pp. 609–617, Feb. 2007.
- [25] D. Xu, G. Zhou, R. Huang, X. Liu, and F. Liu, "High efficiency half bridge class-D audio amplifier system with front-end symmetric bipolar outputs LLC converter," *IEEE Trans. Ind. Electron.*, vol. 68, no. 2, pp. 1220–1230, Feb. 2021, doi: 10.1109/TIE.2020.2969098.
- [26] X. Zhou, J. Xu, S. Zhong, and Y.-F. Liu, "Soft switching symmetric bipolar outputs DC-Transformer (DCX) for eliminating power supply pumping of half-bridge class-D audio amplifier," *IEEE Trans. Power Electron.*, vol. 34, no. 7, pp. 6440–6455, Jul. 2019.
- [27] S. Zhong, J. Xu, and X. Zhou, "High efficiency zero voltage switching single-stage switching amplifier with half bridge active clamping circuit," *IEEE Trans. Ind. Electron.*, vol. 65, no. 11, pp. 8574–8584, Nov. 2018.
- [28] X. Zhou, J. Xu, and S. Zhong, "Single-stage soft switching bipolar PWM modulation high-frequency-link DC-AC converter with auxiliary circuit," *IEEE Trans. Ind. Electron.*, vol. 65, no. 10, pp. 7719–7729, Oct. 2018.
- [29] S. Zhong, J. Xu, and X. Zhou, "2.1-channel switching amplifier with dc/high-frequency-ac mixed power supply for efficiency improvement and bus voltage pumping elimination," *IEEE Trans. Power Electron.*, vol. 33, no. 11, pp. 9110–9115, Nov. 2018.
- [30] S. Guo, J. Su, J. Lai, and X. Yu, "Analysis and design of a wide-range soft-switching high-efficiency high-frequency-link inverter with dualphase-shift modulation," *IEEE Trans. Power Electron.*, vol. 33, no. 9, pp. 7805–7820, Sep. 2018.
- [31] Lyontek Inc. Datasheet\_ LY8326A, 2017. [Online]. Available: www. lyontek.com.tw
- [32] D1650 Digital Multi-Channel Amplifier, Apr. 2015. [Online]. Available: https://images-na.ssl-images-amazon.com/images/I/91OHPJ7kOdS.pdf
- [33] W. R. Erickson and D. Maksimovic, Fundamentals of Power Electronics. Vienna, Austria: Springer Science & Business Media, 2007.
- [34] "QSC. Amplifier heat loss," 2010. [Online]. Available: https://www.qsc. com/resource-files/productresources/amp/cx/q\_amp\_cx\_heatloss.pdf
- [35] M. Mauerer, A. Tüysüz, and J. W. Kolar, "Distortion analysis of low-THD/high-bandwidth GaN/SiC class-D amplifier power stages," in *Proc. IEEE Energy Convers. Congr. Expo.*, Sep. 2015, pp. 2563–2571.
- [36] J. Honda and J. Adams, "Class d audio amplifier basics," 2005. [Online]. Available: https://www.irf.com/
- [37] M. Mauerer and J. W. Kolar, "Distortion minimization for ultra-low THD class-D power amplifiers," *CPSS Trans. Power Electron. Appl.*, vol. 3, no. 4, pp. 324–338, Dec. 2018.



Xiang Zhou (Memebr, IEEE) received the B.S. and Ph.D. degrees in electrical engineering from Southwest Jiaotong University, Chengdu, China, in 2013 and 2018, respectively.

From June 2018 to December 2019, he was with the Department of Electrical and Computer Engineering, Queen's University, Kingston, ON, Canada, as a Postdoctoral Research Fellow. Since 2019, he has been with Xi'an Jiaotong University, where he is currently an Assistant Professor with the School of Electrical Engineering. His current research interests

include soft switching dc-dc converter and dc-ac converter topology and control, resonant converters and server power supplies, and EV chargers.



Yan-Fei Liu (Fellow, IEEE) received the bachelor's and master's degrees from the Department of Electrical Engineering, Zhejiang University, Hangzhou, China, in 1984 and 1987, respectively, and the Ph.D. degree from the Department of Electrical and Computer Engineering, Queen's University, Kingston, ON, Canada, in 1994.

He was a Technical Advisor with the Advanced Power System Division, Nortel Networks, Ottawa, Canada, from 1994 to 1999. Since 1999, he has been with Queen's University, where he is currently a

Professor with the Department of Electrical and Computer Engineering. He has authored around 250 technical papers in the IEEE Transactions and conferences, and holds 35 U.S. patents. He has written a book entitled *High-Frequency MOSFET Gate Drivers: Technologies and Applications* (IET, 2017). He is also a Principal Contributor for two IEEE standards. His current research interests include optimal application of GaN and SiC devices to achieve small-size and high-efficiency power conversion, 99% efficiency power conversion with extremely high power density, digital control technologies for high efficiency, fast dynamic response dc–dc switching converter and ac–dc converter with power factor correction, resonant converters and server power supplies, and LED drivers.

Dr. Liu is the Vice President of Technical Operations of IEEE Power Electronics Society (PELS) from 2017 to 2020. He has been an Editor of the IEEE JOUR-NAL OF EMERGING AND SELECTED TOPICS OF POWER ELECTRONICS (JESTPE) since 2013. He was the General Chair of ECCE 2019 held in Baltimore, USA, in 2019. At IEEE, he was a Guest Editor-in-Chief for the Special Issue of Power Supply on Chip of the IEEE TRANSACTIONS ON POWER ELECTRONICS from 2011 to 2013, a Guest Editor for Special Issues of JESTPE: Miniaturization of Power Electronics Systems in 2014 and Green Power Supplies in 2016, the Co-General Chair of ECCE 2015 held in Montreal, Canada, in September 2015, the Chair of PELS Technical Committee (TC1) on Control and Modeling Core Technologies from 2013 to 2016, and the Chair of PELS Technical Committee (TC2) on Power Conversion Systems and Components from 2009 to 2012.



**Duo Xu** was born in Sichuan, China, in 1992. He received the B.S. degree in electronic engineering from the University of Science and Technology of China, Hefei, China, in 2014. He is currently working toward the Ph.D. degree in power electronics with Southwest Jiaotong University, Chengdu, China.

His current research interests include soft switching dc–dc converter and dc–ac converter topology.



Yue Wang received the B.S. degree from Yanshan University, Qinhuangdao, China, in 2017, and the M.S. degree from the School of Electrical Engineering, Southwest Jiaotong University, Chengdu, China, in 2020, both in electronic engineering.

Since 2020, he has been with Silergy Semiconductor Technology (Chengdu) Company, Ltd., Chengdu, China.



**Paresh C. Sen** (Life Fellow, IEEE) was born in Chittagong, Bangladesh. He received the B.Sc. degree (with hons.) in physics and the M.Sc. degrees in applied physics from the University of Calcutta, Kolkata, India, in 1958 and 1962, respectively, and the M.A.Sc. and Ph.D. degrees in electrical engineering from the University of Toronto, Toronto, ON, Canada, in 1965 and 1967, respectively.

He is currently an Emeritus Professor of electrical and computer engineering with Queen's University, Kingston, ON, Canada. He has worked for industries

in India and Canada and was a consultant to electrical industries in Canada. He has authored more than 215 technical papers in the general area of electric motor drives and power electronics. He is the author of two internationally acclaimed textbooks: *Principles of Electric Machines and Power Electronics* (Wiley 1989, 1997, 2013) and *Thyristor DC Drives* (Wiley 1981). He has taught electric machines, power electronics and electric drive systems, switching power supplies, wind energy systems, digital control, and modern control techniques for power electronics and motor drive systems.

Dr. Sen was with IEEE in various capacities such as an Associate Editor, Distinguished Lecturer, Chairman of the technical committees on power electronics and energy systems, Session Organizer, Session Chairperson, and Paper Reviewer. He was an NSERC (Natural Science and Engineering Research Council of Canada) Scientific Liaison Officer evaluating university-industry coordinated projects. He is globally recognized as an authority in power electronics and motor drive systems. He was the recipient of the IEEE-IAS (Industry Application Society) Outstanding Achievement Award in 2008, and the IEEE-Canada Outstanding Engineering Educator Award in 2006 for his outstanding contributions over four decades as a researcher, supervisor, teacher, author, and consultant. He was also the recipient of the IAS-IDC Prize Paper Award in 1986. He is a Fellow of the EIC. As an Emeritus Professor, he continues to be active in research, supervision of graduate students, and in several IEEE societies.



Laili Wang (Senior Member, IEEE) received the B.S., M.S., and Ph.D. degrees from the School of Electrical Engineering, Xi'an Jiaotong University, China, in 2004, 2007, and 2011, respectively.

Since 2011, he has been a Postdoctoral Research Fellow with the Electrical Engineering Department, Queen's University, Kingston, ON, Canada. From 2014 to 2017, he was an Electrical Engineer with Sumida, Canada. In 2017, he joined in Xi'an Jiaotong University, as a Full Professor. His research interests include package and integration, wireless power

transfer, and energy harvesting.

Prof. Wang was an Associate Editor of the IEEE TRANSACTIONS ON POWER ELECTRONICS and IEEE JOURNAL OF EMERGING AND SELECTED TOPICS IN POWER ELECTRONICS. He is the Vice Chair of TC2 (Technical committee of Power Conversion Systems and Components) in PELS, the Co-Chair of System Integration and Application in ITRW (International Technology Roadmap for Wide Band-gap Power Semiconductor), and the Chair of IEEE CPSS&PELS Joint Chapter in Xi'an, China.